

FREQUENCY DOMAIN AND TIME DOMAIN
CASCADED CIRCUIT ANALYSES
USING
A HEWLETT-PACKARD PROGRAMMABLE CALCULATOR

by
CLEMENT H.C. LI

A DISSERTATION
in
The Faculty
of
Engineering

Presented in Partial Fulfilment of the Requirements for
the Degree of Master of Engineering at Concordia University
Montreal, Quebec
Canada

September, 1975

TABLE OF CONTENTS

LIST OF TABLES	111
--------------------------	-----

LIST OF FIGURES	iv
---------------------------	----

ACKNOWLEDGEMENTS	vi
----------------------------	----

ABSTRACT	vii
--------------------	-----

1. INTRODUCTION	1
---------------------------	---

1.1 General	1
-----------------------	---

1.2 Scope of the Dissertation	2
---	---

1.3 The Hewlett-Packard Programmable Calculator System	4
--	---

2. CASCADED CIRCUIT ANALYSIS AND PROGRAM FORMULATION	9
--	---

2.1 General analysis of cascaded circuit topology	9
---	---

2.2 Circuit analysis using chain matrix approach	13
--	----

2.3 The frequency domain circuit analysis program	20
---	----

2.4 Time domain circuit analysis program	21
--	----

3.	FREQUENCY DOMAIN CIRCUIT ANALYSIS PROGRAM..	24
3.1	Program development	24
3.2	Program loading	37
3.3	Program execution	41
3.4	Circuit analysis examples	44
4.	TIME DOMAIN CIRCUIT ANALYSIS PROGRAM	58
4.1	Program development	58
4.2	Program loading	72
4.3	Program execution	77
4.4	Circuit analysis examples	80
5.	CONCLUSION	88
APPENDIX I FREQUENCY DOMAIN CIRCUIT ANALYSIS PROGRAM, PROGRAMMING STEPS		93
APPENDIX II TIME DOMAIN CIRCUIT ANALYSIS PROGRAM, PROGRAMMING STEPS		143
APPENDIX III OPERATION PROCEDURES FOR THE S-PARAMETERS INPUT OPTION		179
APPENDIX IV A SAMPLE OF THE EXTENDED MEMORY MAP RECORDING FORM		183
REFERENCES		185

LIST OF TABLES

Table 3.1 List of acceptable circuit type and circuit connection codes together with proper input formats 29

Table 3.2 Available output functions, presentation options, and printout data interpretation.. 31

Table 4.1 Acceptable input circuit blocks and output functions (Time domain analysis) . 63

LIST OF FIGURES

Fig. 1.1	The Hewlett-Packard Programmable Calculator System	5
Fig. 1.2	The Hewlett-Packard Programmable Calculator Model 9100B keyboard and key codes	8
Fig. 2.1	General cascaded circuit topology	10
Fig. 2.2	Terminal V-I relations in a network consisting of two cascaded circuit blocks	12
Fig. 2.3	Circuit blocks used in the analysis	18
Fig. 3.1	Simplified overall flow-chart of the Frequency Domain Circuit Analysis Program	25
Fig. 3.2	Frequency Domain Circuit Analysis Program Memory Map	26
Fig. 3.3	Flow-chart for Input Sub-program	33
Fig. 3.4	Flow-chart for Circuit Analysis Sub-program	35
Fig. 3.5	Flow-chart of Output Sub-program	38
Fig. 3.6	Suggested Input data organization Table	39
Fig. 3.7	A 5.8 - 6.5 GHz Interdigital Bandpass filter	46
Fig. 3.8	Transmission line model of the microwave Interdigital Filter	47
Fig. 3.9	Memory map for the Interdigital Bandpass Filter	48
Fig. 3.10	Frequency response of an Interdigital Bandpass filter	51
Fig. 3.11	Circuit diagram of a 7 - 8 GHz amplifier	52
Fig. 3.12	Memory map of the 7 - 8 GHz amplifier	53

Fig. 3.13	Frequency response of a 7 - 8 GHz amplifier	55
Fig. 3.14	Smith Chart display of the input impedance of a 7 - 8 GHz amplifier	56
Fig. 3.15	Smith Chart display of the output impedance of a 7 - 8 GHz amplifier	57
Fig. 4.1	Simplified overall flow-chart of the Time Domain Circuit Analysis Program	60
Fig. 4.2(a)	Flow-chart of the Input Sub-program for Time Domain Circuit Analysis Program	65
(b)	Flow-chart of the circuit analysis sub-program for Time Domain Circuit Analysis Program	66
Fig. 4.3	Time domain circuit analysis sub-program, memory map	68
Fig. 4.4	Flow-chart of System Function Formation sub-program	70
Fig. 4.5	System function formation sub-program time domain analysis, memory map.	71
Fig. 4.6	Flow-chart of the response function computation sub-program	73
Fig. 4.7	Response function computation sub-program memory map	74
Fig. 4.8	Circuit diagram of a 5 th order lowpass filter to be excited by a 100 nsec. pulse	
Fig. 4.8	Pulse response of a 5 th order lowpass filter	85
Fig. 4.10	Step response of a series R-L-C circuit	87

ACKNOWLEDGEMENT

The author wishes to express his deep gratefulness for the invaluable suggestion and encouragement given by Mr. C.E. Weller during the course of this investigation.

He is also thankful to Professor M.N.S. Swamy for his technical guidance during the preparation of this thesis.

Finally, he would like to extend thanks to Cincinnati Electronics Corporation for the permission to use the experimental data in the microwave filter and transistor amplifier performance analysis examples.

Frequency Domain and Time Domain Cascaded
Circuit Analyses using a Hewlett-Packard
Programmable Calculator

By C.H.C. LI

ABSTRACT

This dissertation deals with a numerical technique to analyse cascaded circuits using a programmable calculator. Programs to achieve the frequency domain and the time domain circuit analysis capabilities are developed.

In the frequency domain analysis, the program accepts a wide variety of circuit components including R-L-C lumped circuit elements, transmission line type of circuit components, impedance inverters and ideal transformers. A transistor, connected in cascade, is also acceptable via a simple hybrid π model employing a voltage controlled current source to represent the active circuit element. Furthermore, for microwave circuit analysis applications, a circuit block, characterized by scattering parameters, is also provided. Equipped with swept frequency analysis capability, this program is able to compute the system performance as a function of frequency.

In the time domain circuit analysis, the program accepts R-L-C lumped circuit elements and performs analysis on the initially relaxed circuit. The output time function is numerically calculated for a given input excitation.

While the principle of circuit analysis and the programming techniques described in this dissertation is applicable to any computer (programmable calculator) system, the programs are developed specifically for a Hewlett-Packard programmable calculator, model 9100B, linked to an extended memory unit, model 9101A. The computed results are presented by the accompanying printer and the X-Y plotter.

CHAPTER 1

INTRODUCTION

1.1 General

With the present day advances of computer aided design techniques ⁽¹⁾, it is a common practice to analyse a moderately sized circuit by a computer. While most of the computer programs are capable of analysing a very complex circuit of an extremely general topology, very often, the circuit under consideration can be described by a simple topology, therefore requiring a very small portion of the total program analysis flexibility. It is felt that with the development of special circuit type analysis programs, the capability of a computer with a given memory size can be extended.

The cascaded circuit type, in particular, is of special importance to the analogue circuit designers dealing with circuits from radio frequency to the microwave frequency range. In this frequency area, most of the circuits, for example: filters and amplifiers, can be described adequately by cascades of ladder networks. It is the purpose of this dissertation to deal specifically with this class of circuits.

A Hewlett-Packard programmable calculator system is chosen as the computing tool in this investigation. It is worth noting that using this approach of 'Special circuit Type Programming' instead of the attempt to solve a general circuit⁽²⁾, the analysis capability of the program is extended to be able to analyse over 18 cascaded circuit blocks of mixed lumped and distributed parameter elements in the frequency domain, and a maximum of 9 independent energy storage elements in the time domain, despite its rather limited memory size.

The obvious advantage of using a programmable calculator for circuit analysis is the possibility of a very close interaction between the machine and the operator. Any programming alteration and error correction can be made instantly and the operational cost is very small compared to operating a time-shared computer terminal.

1.2 Scope of the Dissertation

This dissertation describes the development of the circuit analysis programs for the cascaded networks using a Hewlett-Packard programmable calculator model 9100B equipped with the extended memory unit, model 9101A. Due to the limited

memory size of the calculator, the frequency domain and the time domain circuit analyses are performed separately by two independent program systems.

Both circuit analysis programs have their individual input sub-programs, circuit analysis sub-programs, and output sub-programs. In the frequency domain analysis, sub-routines are prepared for calculating circuit functions such as input impedance, output impedance, and the transfer function. For microwave circuit analysis applications, the output function also include reflection coefficients, voltage standing wave ratio, insertion transmission, and impedance plot on Smith Chart. The program can also accept Scattering Parameter characterization of describing a circuit block (e.g. a transistor). In the time domain circuit analysis, the desired circuit function in the complex frequency domain ($S = \sigma + j\omega$) is first formed as the ratio of two polynomial functions of 'S'. A differential equation is then formed, which is to be solved by finite difference technique. The programs developed to solve the difference equation will compute numerically the output time function for a given input excitation.

In Chapter 2, cascaded circuit analysis technique is discussed, leading to the formation of the theoretical basis for the two programs. Also included is a general description of the frequency and time domain analysis.

4

programs to highlight the special features in both systems.

Detailed discussion of both programs are presented in Chapter 3 and Chapter 4 respectively. To further clarify the correct operation of the programs, users' guides are also given and supplemented by examples.

Chapter 5 contains the conclusion based on the performances of the programs. Comments and possibilities of any further improvements in the programs are also discussed.

For completeness, the programming steps of the individual sub-programs are presented in Appendix I and Appendix II. The programs are presently being stored on the magnetic cards from Hewlett-Packard and can be duplicated.

1.3 The Hewlett-Packard Programmable Calculator System

To present a global picture of the calculator system used in this dissertation, a brief discussion of the overall system is given here. It is assumed that the user of the analysis programs has a general understanding of the Hewlett-Packard desk-top programmable calculator programming procedures.

Presented in Fig. 1.1 is the block diagram of




Figure 1.1

The Hewlett-Packard Programmable
Calculator System.

the calculator system. The basic calculator, model 9100B, has a memory space of 28 registers. Each register can record 14 programming steps or store 1 numerical data. It is possible to load a program up to 512 programming steps into the calculator at the expense of data storage area. With the extended memory unit, the memory size is increased by 248 registers, totalling up to over 3400 programming steps. The programming techniques used in this thesis call for the storage of the involved sub-programs in the first half of the extended memory unit memory space and reserve the second half for data manipulation and storage. The sub-programs are entered from magnetic cards to the calculator via a card reader built in the calculator. The program in the calculator is then transferred to the extended memory unit for storage by the command, 'X', FMT, FMT, where 'X' is a numerical number between 0 and 99 to be given to the program being stored for identification. The command: 'X', FMT, GO TO, will re-call the program P'X' from the memory area to be loaded into the calculator memory area for program execution. This command can be either a programming step in a program or initiated from the calculator keyboard. In this way sub-programs can be called by another program.


The printer uses a heat sensitive paper to record

the data on the calculator display system. Depending on the activation of the printer, any and all of the data in the calculator X-Y-X registers can be printed.

The plotter takes in the values in the X- and Y-registers and plots a point on the plotter table which holds the graph paper in place electro-statically. The coordinates of the point is in accordance with the values in the X- and Y-registers. A value of 500 will cause the plotter pen to move a distance of one inch along the direction of the axis (X-register value controls the X axis displacement and Y-register value controls the Y-axis displacement). The pen of the plotter will be activated by either of the commands: FMT UP or FMT DOWN. The first command will cause the pen to leave the paper surface and move to the coordinate point described by the values of the X-Y registers. The second command will cause the pen to move from its present position to the new position described by the X-Y register current values without leaving the paper surface. In this manner, a straight line is formed. The curves so generated by this plotter is actually composed of small segments of straight lines.

Fig. 1.2 shows the calculator keyboard as well as the key codes representing the programming steps.

9100B KEY CODES



00	0	13	a	26	ENTER EXP	41	STOP	64	SET FLAG	67	Upper +
01	1	14	b	27	↑	42	PRINT	65	x	67	X+1
02	2	15	c	28	x<y	43	WTCa	66	π	70	sin x
03	3	16	d	29	sol ↓	44	GO TO ()	67	PI	71	tan x
04	4	17	e	30	one non	45	PRINT	68	MODE	72	cos x
05	5	18	Δ	31	+	46	SPACE	69	ADD +	73	one °
06	6	19	Δ	32	-	47	END	70	SOL	74	one °
07	7	20	Δ	33	÷	48	CONTINUE	71	TO POLAR	75	log x
08	8	21	Δ	34	x	49	W x y	72	ADD -	76	√x
09	9	22	Δ	35	Δ	50	W x y	73	DEL	77	Δ
10	10	23	Δ	36	Δ	51	W x y	74	DEL		
11	11	24	Δ	37	Δ	52	W x y	75	DEL		
12	12	25	Δ	38	Δ	53	W x y	76	DEL		

Figure 1.2

The Hewlett-Packard Programmable Calculator Model 9100B keyboard and key codes.

CHAPTER 2

CASCADED CIRCUIT ANALYSIS AND PROGRAM FORMULATION

2.1 General analysis of cascaded circuit topology

Consider the circuit of Fig. 2.1 with N cascaded circuit blocks. It can be shown that the circuit can be described by a graph of $N+1$ nodes and $2N+1$ branches. A detailed solution of this circuit would require the establishment and simultaneous solution of the following equations:

- Kirchoff's voltage law, N equations;

$$[P_c^T] \cdot V_1 = 0 \quad i=1,2, \dots, N \quad (2.1.1)$$


- Kirchoff's current law, $2N+1$ equations.

$$[S_c^T] \cdot V_j = 0 \quad j=1,2, \dots, 2N+1 \quad (2.1.2)$$


- Generalized Ohm's law for the branch elements, $2N+1$ equations.

$$V_1 - Z \cdot I_1 = 0 \quad (2.1.3)$$

where V_1 and I_1 are branch voltage and current vectors, P_c is tie-set matrix, S_c is cut-set matrix, and Z is generalized impedance matrix of the circuit.



(a) Cascaded circuit consisting of N circuit blocks.



(b) Graph representation of the above circuit.

Figure 2.1

General cascaded circuit topology

From the above equations, $N+1$ independent equations can be formed.

Although it is routine to solve such a system even for a large size of N in a modern computer by modern computer aides circuit design technique⁽³⁾, it will be definitely beyond the memory size and capacity of the present desk top programmable calculator. Since in most cascaded circuits, only the terminal V-I relations are of interest, a substantial memory size saving can be achieved if the circuit is to be analysed specifically for the input and output voltages and currents only. This analysis can be most efficiently achieved through the use of Chain Matrix circuit characterization approach*.

Consider the circuit of Fig. 2.2, consisting of two cascaded circuits, each characterized by the respective chain matrices, A_1 and A_2 .

$$\begin{bmatrix} V_{11} \\ I_{11} \end{bmatrix} = A_1 \begin{bmatrix} V_{01} \\ -I_{01} \end{bmatrix} \quad (2.1.4)$$

$$\begin{bmatrix} V_{12} \\ I_{12} \end{bmatrix} = A_2 \begin{bmatrix} V_{02} \\ -I_{02} \end{bmatrix} \quad (2.1.5)$$

* It should be noted that other methods such as conversion to T or π networks would involve matrix inversion, which may give rise to more errors than simple multiplication.




Figure 2.2
Terminal V-I relations in a network
consisting of two cascaded circuit
blocks.

it is straight forward to demonstrate that

$$\begin{bmatrix} V_{11} \\ I_{11} \end{bmatrix} = A_1 \cdot A_2 \begin{bmatrix} V_{o2} \\ -I_{o2} \end{bmatrix} \quad (2.1.6)$$

Generalizing to a circuit consisting of N cascaded circuits, the terminal V-I relations can be written as

$$\begin{bmatrix} V_{11} \\ I_{11} \end{bmatrix} = \prod_{k=1}^N A_k \begin{bmatrix} V_{oN} \\ -I_{oN} \end{bmatrix} \quad (2.1.7)$$

$$= A_T \begin{bmatrix} V_{oN} \\ -I_{oN} \end{bmatrix} \quad (2.1.8)$$

The overall circuit is therefore represented by a single matrix, A_T , if only terminal V-I's: V_{11} , I_{11} , and V_{oN} , I_{oN} are of interest.

In the numerical calculation process, successive chain matrix multiplication will be performed to obtain the final chain matrix, A_T . This approach forms the basis for the development of both time and frequency domain circuit analysis programs. The terminal V-I relations will be derived accordingly from A_T .

2.2 Circuit analysis using chain matrix approach

A circuit chain matrix, A , defined as:

$$A = \begin{bmatrix} a_{11} & a_{12} \\ a_{21} & a_{22} \end{bmatrix} \quad (2.2.1)$$

can be computed using the following definitions:

$$a_{11} = \left(\frac{V_o}{V_1} \right)^{-1}, I_o = 0 \quad (2.2.2)$$

$$a_{12} = \left(\frac{-I_o}{V_1} \right)^{-1}, V_o = 0 \quad (2.2.3)$$

$$a_{21} = \left(\frac{V_o}{I_1} \right)^{-1}, I_o = 0 \quad (2.2.4)$$

$$a_{22} = \left(\frac{-I_o}{I_1} \right)^{-1}, V_o = 0 \quad (2.2.5)$$

In order to apply the chain matrix circuit analysis technique to a large network consisting of many circuit blocks, the only requirement is that the network can be subdivided into basic circuit blocks that can be cascaded together to form the original circuit. Circuits consisting of parallel or series feedback networks will not be suitable for this analysis although they can be manipulated using a combination of impedance and admittance matrix techniques in conjunction with the chain matrix approach.

The chain matrices for the basic circuit blocks to be used in this program may be derived easily and the results are listed as follows:

Lumped elements

* "Series" connection (Fig. 2.3a)

$$A = \begin{bmatrix} 1 & Z \\ 0 & 1 \end{bmatrix} \quad (2.2.6)$$

where Z is the impedance of the element

* "Shunt" connection (Fig. 2.3b)

$$A = \begin{bmatrix} 1 & 0 \\ Y & 1 \end{bmatrix} \quad (2.2.7)$$

where Y is the admittance of the element

Transmission line distributed parameters

* Cascaded connection (Fig. 2.3c)

$$A = \begin{bmatrix} \cos \beta l & j Z_0 \sin \beta l \\ \frac{j \sin \beta l}{Z_0} & \cos \beta l \end{bmatrix} \quad (2.2.8)$$

where β = propagation constant = ω/v
 l = length of transmission line
 Z_0 = characteristic impedance of the transmission line
 v = velocity of wave propagation

* "Series" and "Shunt" connections

The chain matrices for the series and shunt connections of the transmission line are the same for that of the lumped elements with the following definitions of Z and Y :

Short circuit terminated transmission line

"Series" connected (Fig. 2.3d)

$$Z = j Z_0 \tan \beta l \quad (2.2.9)$$

"Shunt" connected (Fig. 2.3e)

$$Y = -j Y_0 \cot \beta l \quad (2.2.10)$$

Open circuit terminated transmission line

"Series" connected (Fig. 2.3.f)

$$Z = -j Z_0 \cot \beta l \quad (2.2.11)$$

"Shunt" connected (Fig. 2.3g)

$$Y = j Y_0 \tan \beta l \quad (2.2.12)$$

Two-port networks (Fig. 2.3h)

* Transistor

The active device is represented by its hybrid π model with the chain matrix as follows:

$$A = \begin{bmatrix} \frac{(1+j\omega C_{cb} r_{cb})}{(1-g_m r_{cb}) + j\omega C_{cb} r_{cb}} & \frac{r_{cb}}{(1-g_m r_{cb}) + j\omega C_{cb} r_{cb}} \\ \frac{(1+j\omega C_{cb} r_{cb}) g_m}{(1-g_m r_{cb}) + j\omega C_{cb} r_{cb}} & \frac{1+j\omega C_{cb} r_{cb}}{(1-g_m r_{cb}) + j\omega C_{cb} r_{cb}} \end{bmatrix} \quad (2.2.13)$$

where g_m = transconductance
 r_{cb} = collector to base resistance
 C_{cb} = collector to base capacitance

the base-to-emitter resistance, r_{be} , and the collector-to-emitter resistance, r_{ce} , are not included in the above matrix as they can be considered as additional cascade blocks of shunt resistances of values r_{be} and r_{ce} .

* Scattering parameter circuit characterization

The scattering parameters are converted into chain matrix by a sub-routine in the program, and the resulting chain matrix dealt with in the regular manner. Two sets of scattering parameters at two different frequencies are needed in order to interpolate the scattering parameters between the two frequencies. This is calculated to provide swept frequency analysis capability even for matrix input (see Fig. 2.31)

* Inverter (Fig. 2.3j)

$$A = \begin{bmatrix} 0 & K \\ 1/K & 0 \end{bmatrix} \quad (2.2.14)$$

where K = inverter scaling factor

* Ideal transformer (Fig. 2.3k)

$$A = \begin{bmatrix} 1/N & 0 \\ 0 & N \end{bmatrix} \quad (2.2.15)$$

where N = transformer turn ratio

All the above circuit blocks are acceptable circuit elements in the frequency domain circuit analysis program.




Figure 2.3

Circuit blocks used in the analysis

but only the lumped circuit elements are permissible in the time domain circuit analysis program.

After obtaining the overall chain matrix, the desired output function(s) can be found. The effects of the source and load impedances, Z_S and Z_L may be derived⁽⁴⁾, but the results are listed below:

. Input impedance, Z_{in}

$$Z_{in} = \frac{a_{11}Z_L + a_{12}}{a_{21}Z_L + a_{22}} \quad (2.2.16)$$

. Output impedance, Z_{out}

$$Z_{out} = \frac{a_{22}Z_S + a_{12}}{a_{21}Z_S + a_{11}} \quad (2.2.17)$$

. Voltage transfer function, A_v

$$A_v = \frac{Z_L}{a_{11}Z_L + a_{12}} \quad (2.2.18)$$

. Reflection coefficient Γ

$$\Gamma = \frac{Z - Z_0}{Z + Z_0} \quad (2.2.19)$$

where Z_0 = system reference impedance.

.. Voltage standing wave ratio, VSWR

$$\text{VSWR} = \frac{1 + \Gamma}{1 - \Gamma} \quad (2.2.20)$$

2.3 The frequency domain circuit analysis program

The fundamental techniques used in this program for circuit analysis at any given frequency is based on the successive multiplication of the chain matrices as discussed in section 2.1.

At a given frequency, the numerical values of the circuit chain matrices are computed and complex numbered matrix multiplication performed. The end product of this process is a 2 X 2 chain matrix consisting of the four complex numbers representing a_{11} , a_{12} , a_{21} , and a_{22} . The required output function(s) will be computed according to the equations in section 2.2.

At the conclusion of the calculation, the result will be presented (either printed or plotted) before proceeding to the next frequency for analysis. The new frequency is obtained by incrementing the existing frequency with a pre-determined incremental frequency. This process is repeated until the band edge frequency is reached. At that time, the total circuit analysis is completed.

2.4 Time domain circuit analysis program

In contrast to the frequency domain analysis in which the values of the response function are computed for each frequency, the purpose of the time domain analysis program is to compute the response time function, $r(t)$, of a network for a given excitation, $e(t)$.

Consider a system, described by the system function, $H(s)$, the response in complex frequency domain, $R(s)$, is related to the excitation, $E(s)$, by

$$R(s) = H(s)E(s) \quad (2.4.1)$$

where R , H , and E are functions of a complex variable, $s = \sigma + j\omega$.

Let $H(s)$ be represented by a ratio of two polynomials:

$$H(s) = \frac{\sum_{n=0}^N a_n s^n}{\sum_{m=0}^M b_m s^m} \quad (2.4.2)$$

or

$$\sum_{m=0}^M b_m s^m R(s) = \sum_{n=0}^N a_n s^n E(s) \quad (2.4.3)$$

Performing inverse Laplace transform on both sides of equation 2.4.3 and restricting the analysis to initially relaxed systems only, we have:

$$\sum_{m=0}^M b_m \left(\frac{d}{dt}\right)^m r(t) = \sum_{n=0}^N a_n \left(\frac{d}{dt}\right)^n e(t) \quad (2.4.4)$$

Let the derivatives of a function, $X(t)$, be defined by the backward difference technique(5),

$$\begin{aligned} \frac{dX}{dt} \Big|_{t=KT} &= \frac{X(KT) - X[(K-1)T]}{T} \\ \frac{d^2X}{dt^2} \Big|_{t=KT} &= \frac{\frac{dX(KT)}{dt} - \frac{dX[(K-1)T]}{dt}}{T} \\ &= \frac{X(KT) - 2X[(K-1)T] + X[(K-2)T]}{T^2} \end{aligned}$$

$$\frac{d^n X}{dt^n} \Big|_{t=KT} = \frac{1}{T^n} \sum_{n=0}^N \frac{N!}{(N-n)!} \frac{X[(K-n)T](-1)^n}{n!} \quad (2.4.5)$$

Substituting the equation 2.4.5 to equation 2.4.4, the differential equation (equation 2.4.4) becomes an algebraic equation:

$$\begin{aligned} \sum_{m=0}^M \frac{b_m}{T^m} r(KT) + \sum_{m=1}^M \frac{b_m}{T^m} \sum_{j=1}^m \frac{r[(K-j)T](-1)^j}{(m-1)!j!} \\ = \sum_{n=0}^N \frac{a_n}{T^n} e(KT) + \sum_{n=1}^N \frac{a_n}{T^n} \sum_{j=1}^n \frac{e[(K-j)T](-1)^j}{(n-1)!j!} \end{aligned} \quad (2.4.6)$$

From this equation, $r(KT)$ can be solved in terms of $r[(K-1)T]$, $r[(K-2)T]$, ..., $r[(K-M)T]$, and $e(KT)$, $e[(K-1)T]$, $e[(K-2)T]$, ..., $e[(K-N)T]$.

$$r(KT) = \left[\sum_{n=0}^N \frac{a_n}{T^n} e(KT) + \sum_{n=1}^N \frac{a_n n!}{T^n} \sum_{j=1}^n \frac{e[(K-j)T](-1)^j}{(n-j)! j!} - \sum_{m=1}^M \frac{m! b_m}{T^m} \sum_{l=1}^m \frac{r[(K-l)T](-1)^l}{(m-l)! l!} \right] \frac{1}{\sum_{m=0}^M b_m / T^m} \quad (2.4.7)$$

Based on equation 2.4.7, $r(KT)$ can be numerically evaluated by a programmable calculator for each value of KT .

Similar to the frequency domain analysis program, the time domain analysis technique also relies on matrix multiplication. The difference is that the matrix elements are polynomial functions instead of complex numbers. Though this does not present any theoretical difference, in practice, the programming difficulty is very much increased due to the large amount of data required to be stored.

CHAPTER 3

FREQUENCY DOMAIN CIRCUIT ANALYSIS PROGRAM

3.1 Program development

Similar to all other types of circuit analysis programs, the basic structure of the program consists of:

- . Input sub-program to accept circuit elements and circuit parameter informations.
- . Circuit analysis sub-program to perform the numerical calculation.
- . Output function computation sub-programs.
- . Output presentation sub-routines.

Shown in Fig. 3.1 is the simplified overall flow-chart. Listed with each block are the sub-programs (identified by the program numbers) performing such functions. Figure 3.2 is a memory map of the extended memory to show all the sub-program storage locations, data storage area, and computation work area.

3.1.1 Circuit data input sub-program

The input sub-program provides a convenient and




Figure 3.1

Simplified overall flow-chart of the
Frequency Domain Circuit Analysis Program

Figure 3.2

9101A MEMORY MAP

26

0		50		100		150		200	ΔX FOR
1		51		101		151		201	Y. PLOTTER
2	P1:	52		102		152		202	ΔY
3		53		103		153		203	
4	CIRCUIT	54		104		154		204	
5	ANALYSIS	55	CIRCUIT ELEMENT	105		155		205	R ₃
6	INITIALIZATION	56	CHAIN MATRIX	106		156		206	R _L
7		57	FORMATION AND	107		157		207	OUTPUT BLOCK INDEX
8		58	OUTPUT FUNCTION	108		158		208	CIRCUIT BLOCK INDEX
9		59	COMPUTATION	109		159		209	N-TOTAL AND SECT
10		60	PROGRAMS,	110		160		210	R ₁ Δ ₁₁
11		61	AND PLOTTING	111		161		211	MATRIX I _m Δ ₁₁
12		62	SUB-ROUTINES	112		162		212	MULT. R ₁ Δ ₁₁
13		63	TO BE LOADED	113		163		213	WORK I _m Δ ₁₁
14		64	AS REQUIRED	114		164		214	AREA R ₁ Δ ₁₁
15		65		115		165		215	I _m Δ ₁₁
16	P2:	66		116		166		216	R ₁ Δ ₁₁
17		67		117		167		217	I _m Δ ₁₁
18	COMPLEX	68		118		168		218	R ₁ Δ ₁₁
19	NUMBERED	69		119		169		219	I _m Δ ₁₁
20	MATRIX	70		120		170		220	R ₁ Δ ₁₁
21	MULTIPLICATION	71		121		171		221	I _m Δ ₁₁
22		72		122		172		222	R ₁ Δ ₁₁
23		73		123		173		223	I _m Δ ₁₁
24		74		124	CIRCUIT DATA	174	CIRCUIT DATA	224	R ₁ Δ ₁₁
25		75		125	STORAGE	175	STORAGE	225	I _m Δ ₁₁
26		76		126		176		226	R ₁ Δ ₁₁
27		77		127		177		227	I _m Δ ₁₁
28	P3:	78		128		178		228	R ₁ Δ ₁₁
29	COMPLEX NOS	79	(NO DIVISION	129		179		229	I _m Δ ₁₁
30	MULTIPLICATION	80	LINE BETWEEN	130		180		230	R ₁ Δ ₁₁
31		81	PROGRAM	131		181		231	I _m Δ ₁₁
32		82	MEMORY SPACE	132		182		232	R ₁ Δ ₁₁
33		83	AND DATA	133		183		233	I _m Δ ₁₁
34	P4:	84	STORAGE IS	134		184		234	COMPLEX R ₁ Δ ₁₁
35	DATA TRANSFER	85	GIVEN MORE	135		185		235	NO. MULT. I _m Δ ₁₁
36	P5:	86	CIRCUIT BLOCKS	136		186		236	WORK R ₁ Δ ₁₁
37	MATRIX DATA	87	CAN BE HANDLED	137		187		237	AREA I _m Δ ₁₁
38	TRANSFER	88	IF SPACE	138		188		238	R ₁ Δ ₁₁
39	P6:	89	ALLOWS.)	139		189		239	I _m Δ ₁₁
40	INPUT DATA	90		140		190		240	R ₁ Δ ₁₁
41	ALTERATION	91		141		191		241	I _m Δ ₁₁
42	P8:	92		142		192		242	R ₁ Δ ₁₁
43	NULL MATRIX	93		143		193		243	I _m Δ ₁₁
44		94		144		194	DATA FOR	244	Δ ₁₁ FREQUENCY
45	P9:	95		145		195	OUTPUT	245	f ₁ INFORMATION
46	UNITY MATRIX	96		146		196	FUNCTION	246	Δ ₁₁
47		97		147		197	COMPUTATION	247	f ₁
48		98		148		198			
49		99		149		199	X ₁ DATA		

systematic method by which a circuit to be analysed can be described. Other informations, such as the desired output function(s), the type of output presentation and the frequencies between which analysis is to be performed, are also entered.

The sub-program accepts N, which specifies the total number of circuit blocks composing the overall circuit. The information for each circuit block are entered next. A code numbering system is used to designate whether the circuit element described in the circuit block is connected in "series", in "shunt", or in cascaded configuration. Listed below are the codes:

Connection	Code
Series	1
Shunt	2
Cascaded	3

The circuit type in each circuit block is also represented by codes:

Circuit type	Code
Resistor	1
Series connected R-L-C	2
Parallel connected R-L-C	3
Open circuit terminated transmission line	4
Short circuit terminated transmission line	5
Cascaded connected transmission line	6

Circuit type	Code
Transformer	7
Inverter	8
Transistor hybrid model	9
Scattering parameters defined circuit block	3*

The circuit element values in the blocks can be described by up to three numbers. For example, a series R-L-C will be specified by: resistance in ohms, inductance in henries, and capacitance in farads. Table 3.1 summarizes all the circuit types, their codes and the circuit element data entry format.

The specification of the desired output function(s) and the presentation formats will be entered after the completion of the input data entry. A code numbering system is also used. The present sub-programs provide computation for several commonly used functions. However, additional user-defined functions can be added to the sub-routines if necessary.

Output function	Code
Input impedance (with output port terminated by R_L)	1
Output impedance (with input port terminated by R_S)	2

* No confusion between the scattering parameters defined circuit block and the parallel connected R-L-C circuit may exist; because the first circuit block can be used only in cascaded connection, and the second block used only in series or shunt connection.

Circuit connection code (P)

"Series" 1
 "Shunt" 2
 "Cascade" 3











Circuit type	Description	Code (Q)	Data entry sequence at X-register display		
			I	2	3
	Resistor (Ohms)	1	R	0	0
	Series R-L-C. (Ohms, henries, farads)	2	R	L	C
	Parallel R-L-C. (Ohms, henries, farads)	3	R	L	C
	Open circuit terminated transmission line. (equivalent length in free space, inches, line impedance, ohms, Q factor)	4	1	Z ₀	Q
	Short circuit terminated transmission line.	5	1	Z ₀	Q
	Cascaded transmission line.	6	1	Z ₀	Q
	Transformer	7	N		
	Inverter	8	K		
	Transistor, Hybrid model.	9	r	c	g _m
	S-parameters input	3	f _a	f _b	Z ₀ (See Appendix III for details.)

TABLE 3.1

List of acceptable circuit type and circuit connection code together with proper input formats.

Output function	Code
Transducer power gain (phase and magnitude in db)	3
Voltage standing wave ratio	4
Reflection coefficient	5
Overall chain matrix	6

The above output functions can be presented using a calculator built-in printer, an X-Y plotter, or both. When necessary, an output function can be specified to be computed but the result not presented. Instead, it is used to compute other output functions. An example of this situation is illustrated in the calculation of input reflection coefficient.

In this case, the input impedance is first computed. Without calling for an output, the result is immediately used to compute the reflection coefficient defined by the Z_{in} just obtained. This final result is displayed. When the plotter output is specified, provision is given to enter the X-Y coordinates of the origin and the X-Y axes scaling factors. The output functions and presentation options codes, together with the output formats are summarized in table 3.2.

Next to be specified in the input program are the source and load resistances. An entry of 0 or very large value to represent short or open circuit is also acceptable.

Output presentation options

Printout: Impedances 1
 Frequency response 2
 Smith chart 3
 Plotter: Frequency response 4

Output function	Description	Code	Printout format		
			X	Y	Z
Input impedance, Z_{in}	$Z_{in} = V_{in}/I_{in}$, out-terminated by R_L	1	Re(Z_{in})	Im(Z_{in})	Freq.
Output impedance, Z_{out}	$Z_{out} = V_o/I_o$, input terminated by R_S	2	Re(Z_{out})	Im(Z_{out})	Freq.
Transducer power gain	$T = P_o/P_{avail}$	3	T, (dB)	Angle, degree	Freq.
VSWR	Voltage standing wave ratio	4	VSWR	Γ_o	Freq.
Reflection coefficient	$\Gamma = (Z - Z_o)/(Z + Z_o)$	5	Re(Γ)	Im(Γ)	Freq.
Overall Chain Matrix, A_T	$A_T = \prod_{i=1}^N A_i$	6	Re(a_{1j})	Im(a_{1j})	Freq.

TABLE 3.2

Available output functions, presentation options, and printout data interpretation.

The information for frequency sweeping is provided by specifying the initial frequency, final frequency, and the size of the frequency increment. With this information entered, the circuit elements and parameters entry procedure is completed. At this point, a provision is made to allow correction of any input data. This is accomplished by first locating the memory address of the data and re-enter the corrected value into this address. A sub-routine is prepared for this operation.

The overall flow-chart of the input program is shown in Fig. 3.3. Since this input program is used only once (to enter circuit data at the beginning of the program execution), and is not re-called later, it is not stored in the extended memory. This significantly optimizes the economical usage of the memory space. The programming steps are recorded on a magnetic card and is loaded to the desk-top calculator via a built-in card reader.

3.1.2 Circuit analysis sub-program

As discussed previously, circuit analysis is accomplished by successive matrix multiplication of all the chain matrices representing the cascaded circuit blocks. The




Figure 3.3

Flow-chart for Input Sub-program

Heart of the circuit analysis sub-program, in this respect, is the sub-routine to perform complex numbered matrix multiplication and addition.

Depicted in the flow-chart in Fig. 3.4, a 2 X 2 matrix, A, is initially set to be unity matrix. The code describing circuit block #1 is examined. This code activates a sub-routine to form a chain matrix according to the circuit type, circuit element values and the frequency at which the circuit is evaluated. This matrix is designated as B. Matrix multiplication is performed on A and B with the result called C:

$$C = A \cdot B \quad 3.1.1$$

The values of the matrix elements in A are subsequently replaced by C:

$$A \leftarrow C \quad 3.1.2$$

Successively, the chain matrices of circuit blocks #2, 3,...N are formed and multiplied to the up-dated value of matrix A. This process will stop after the Nth circuit block is executed. The final result in C represents the overall chain matrix A_T, and output function(s) may be derived from it.

After all the specified output functions are executed,




Figure 3.4

Flow-chart for Circuit Analysis
Sub-program

control is returned to this sub-program for analysis at a new frequency, specified by advancing the existing frequency by a prescribed increment. This swept frequency analysis is carried on until the high band-edge frequency is reached. At this point, the execution of the overall program is completed.

3.1.3 Output function computation and data presentation sub-programs

This sub-program calculates the numerical values of the specified output functions using the overall chain matrix A_T obtained from the circuit analysis sub-program. The inclusion of the effects of the source and load resistances is accomplished using the equations in section 2.2. With the specified output computed, the result will be either printed, plotted, or both. When the plotted output presentation is required, special sub-programs will be activated to drive the plotter for a frequency response plot or Smith Chart plot.

When more than one output function are specified, each will be successively computed, and the output immediately presented before proceeding to the computation of the next output function. Due to the plotter limitations, though up to 5 functions can be executed, only one can be plotted and the rest printed by the printer.

The overall flow-chart is shown in Fig. 3.5

3.2. Program loading

The complete frequency domain circuit analysis program consists of several sub-programs. They can be divided into five categories according to their functions:

- . Circuit analysis sub-programs, composing of P1 - P6, P8 and P9.
- . Circuit block chain matrix formation sub-routines, P11 - P15, P21 - P25, P33, P36 - P39, P90 - P91.
- . Output function computation sub-programs, P41 - P46.
- . Output presentation sub-routines, P51 - P54.
- . Input data entry sub-program, P0. This sub-program is not to be stored in the extended memory unit.

It is not necessary to load all the sub-programs into the extended memory to have the system operative. The sub-programs performing circuit analysis are to be completely loaded to the extended memory unit. However, only the selected sub-programs to describe the circuit elements and compute the output functions are required. This selective loading technique significantly optimizes the economical usage of the much precious memory space. The table in Fig. 3.6




Figure 3.5

Flow-chart of Output Sub-program

Circuit diagram

Circuit diagram		
Ckt. block No.		
Connection code		
Ckt. type code		
Element values	1	
	2	
	3	

Required output functions:

List all sub-programs to be entered to the calculator extended memory:

Other Informations

PRINT/PLOT

Plot routine informations:

$R_S =$	$R_L =$	$X_0 =$	$X_{scale} =$
$f_1 =$		$Y_0 =$	$Y_{scale} =$
$f_2 =$	$f =$		

Figure 3.6

Suggested Input Data organization
Table

gives a summary of the preliminary user preparation to organize the circuit data for more efficient and accurate circuit information entry to the program.

The following gives the program loading procedures:

File protect switch (extended memory unit): OFF.

Step	User action	Display		
		X	Y	Z
1	Press: CLEAR, FMT, SET FLAG.	0	0	0
2	Enter: P1.			
3	Press: 1, FMT, FMT.	14	0	0
4	Enter: P2.			
5	Press: 2, FMT, FMT.	26	0	0
6	Enter: P3.			
7	Press: 3, FMT, FMT.	33	0	0
8	Enter: P4.			
9	Press: 4, FMT, FMT.	35	0	0
10	Enter: P5.			
11	Press: 5, FMT, FMT.	38	0	0
12	Enter: P6.			
13	Press: 6, FMT, FMT.	41	0	0
14	Enter: P8.			
15	Press: 8, FMT, FMT.	44	0	0
16	Enter: P9.			
17	Press: 9, FMT, FMT.	46	0	0
18	Enter the selected circuit block programs using the format: X, FMT, FMT. where X is the program identification number.			
19	Enter the selected output function sub-programs using the format: Y, FMT, FMT. where Y is the program identification number.			
20	Enter the selected output presentation programs using the format: Z, FMT, FMT. where Z is the program identification number.			
21	File protect switch (extended memory unit): ON.			
22	Press: END.			
23	Enter: P0.			

The number displayed in the X-register in each instance indicates the total number of registers used in the extended memory unit. A correct display indicates that the sub-programs are properly stored. The program can be readily executed at the completion of the above loading procedures.

3.3 Program execution

Program execution can be effected using the following steps. The input data are expected to be arranged in the order according to the table of Fig. 3.6.

PLOTTER: ON.

PRINTER: WITH X-, Y-, Z- printouts ALL ON.

FLOATING/FIXED switch: optional position.

PROGRAM/RUN switch: RUN.

Step	User action	Display		
		X	Y	Z
1	Press: END, CONTINUE.	1	1	0
2	Enter: N, total number of circuit blocks, into X-register.	N		
3	Press: CONTINUE. where i indicates data for circuit block #i are to be entered. i = 1, 2, ..., N.	1	1	1
4	Enter: Circuit connection code, P, into X-register, and circuit type code, Q, into Y-register. (refer to table 3.1 for values of P and Q).	P	Q	
5	Press: CONTINUE. the X-register display of "1" indicates the first element value of circuit block #1 (i as displayed in Z-register) is to be entered into X-register.	1	PQ	1

Step	User action	Display		
		X	Y	Z
5(continue)	The sub-program identification number, PQ, for circuit block #1 is shown in Y-register. This sub-program PQ will form the chain matrix for this circuit block.			
6	Enter: First element value for circuit block #1 into X-register.	g_1		
7	Press: CONTINUE.	2	PQ	1
8	Enter: Second element value for circuit block #1 into X-register.	g_2		
9	Press: CONTINUE.	3	PQ	1
10	Enter: Third element value for circuit block #1 into X-register.	g_3		
11	Press: CONTINUE.	1+1	1+1	1+1
	Steps 3 to 10 are repeated for data entry for the #(i+1) circuit block. This process is repeated until data entry for all the N circuit blocks are completed.			
12	Press: CONTINUE.	2	2	0
13	Enter: Total number of outputs, M, into X-register.	M		
14	Press: CONTINUE.	J	J	J
	The display of "j" reminds output function specification for #j output is to be entered. j = 1, 2, ..., M.			
15	Enter: Output function specification codes, R and S, into X- and Y-register respectively. R = Output presentation code. S = Output function code.	R	S	
16	Press: CONTINUE.			
	(If plotter output is not called for, go to 17d)	j+1	j+1	j+1
	(If plotter output is required, proceed to 17a)	2	2	1
17a	Enter: X coordinate of origin in Y-register, X axis scaling factor, X units/inch, in X-register.	scale	X	0
17b	Press: CONTINUE	2	2	2
17c	Enter: Y coordinate of origin in Y-register, Y axis scaling factor, Y units/inch, in X-register.	scale	Y	0

Step	User action	Display		
		X	Y	Z
17d	Press: CONTINUE.	j+1	j+1	j+1
18	Enter: Output/function codes, R and S, for output function #(j+1). (repeat steps 15 to 17 as required until all M output options are defined.)			
19	Press: CONTINUE.	3	3	0
20	Enter: Source and load resistances, R_s , R_L , into Y- and X-register respectively.	R_L	R_s	
21	Press: CONTINUE.	4	4	0
22	Enter: High band-edge frequency, f_H , in Z-register, starting frequency, f_1 , in Y-register, frequency increment, Δf , in X-register. Units of frequency: Hz.	Δf	f_1	f_H
23	Press: CONTINUE.	1	6	6
24	If no correction is required, Press: CONTINUE. Circuit analysis sub-programs are activated automatically.			
	If data correction is required, Press: 6, CONTINUE.	6	6	6
25a	Enter: Total number of corrections, K, in X-register.	K		
25b	Press: CONTINUE. where "i" indicates the i th correction is being made. $i = 1, 2, \dots, K$.	i	i	i
25c	Enter: Memory map address of data to be corrected in X-register.	memory address		
25d	Press: CONTINUE.	data (old)	data (old)	1
25e	Enter: Corrected data in X-register.	data (new)		
25f	Press: CONTINUE. (Steps 25b to 25f are repeated until all corrections are performed. At that time, circuit analysis sub-program will be automatically engaged.)	i+1	i+1	i+1

If at any time, data alteration is desired, steps
25a - 25f can be initiated by calling sub-routine P6:

6, FMT, GO TO, END, CONTINUE.

Also circuit analysis sub-program, P1, can be initiated by:

Press: 1, FMT, GO TO, END, CONTINUE.

After the circuit analysis sub-program, P1, is initiated, the calculator registers will periodically flash-display the circuit block number currently being executed. Data outputs are given at the completion of analysis at each frequency. This process continues until analysis at the highest frequency band-edge is performed. The program will stop automatically after that.

3.4 Circuit analysis examples

Two circuit analysis examples are given in this section. The first example deals with the frequency response of a inter-digital microwave frequency bandpass filter. The second example, which employs a transistor characterized by scattering parameters, demonstrates the analytic capability of the program even with matrix input.

3.4.1 A 6 GHz band-pass filter

Developed for use in a microwave receiver, this filter is an interdigital type having 7 resonators and input and output matching circuits designed using the procedures

of G. L. Matthaei (6)

The filter structure is shown photographically in Fig. 3.7. The circuit, modelled by transmission lines, is presented in Fig. 3.8

The procedures for program execution as described in Section 3.3 are given for typical circuit blocks to demonstrate the use of the frequency domain circuit analysis program.

Input data entry

Step	User action	X	Y	Z
1	Press: END, CONTINUE.	1	1	0
2	Enter: Total number of cascaded circuit blocks, 18, into X-register.	18		
3	Press: CONTINUE.	1	1	1
4	Enter: Shunt connection code, 2, into-X-register, and short circuit terminated line code, 5, into Y-register.	2	5	
5	Press: CONTINUE.	1	25	1
6	Enter: First circuit element: length of line in inches, 0.484 in. into X-register	0.484		
7	Press: CONTINUE.	2	25	1
8	Enter: Second circuit element: characteristic impedance, Z_0 , 65.2 into X-register.	65.2		
9	Press: CONTINUE.	3	25	1
10	Enter: Third circuit element, Q factor of the line, 400 into X-register.	400		





Figure 3.7

A 5.8 - 6.5 GHz interdigital
Bandpass filter



Lengths of all transmission lines: 0.484 inch
(one-quarter wave length at 6.095 GHz)

Circuit element	Characteristic impedance, Z_0 Ohms	Unloaded Q
Z_1, Z_{17}	65.2	400
Z_2, Z_{16}	214.2	1500
Z_3, Z_{15}	143.6	400
Z_4, Z_{14}	1046.4	1500
Z_5, Z_{13}	101.2	400
Z_6, Z_{12}	1421.5	1500
Z_7, Z_{11}	98.74	400
Z_8, Z_{10}	1500.8	1500
Z_9	98.43	400

Figure 3.8

Transmission line model of the microwave
Interdigital Filter

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Title Memory map for the Interdigital
Bandpass Filter.

Date Feb. 1975 Page 1 of 01
 Name C. H. C. Li

Figure 3.9

9101A MEMORY MAP

48

0		50		100		150	98.74	200	2x10 ⁸
1		51		101		151	0.484	201	0
2	P ₁	52	P ₂₅	102		152	25	202	10
3		53		103		153	1500	203	
4		54		104		154	1500.8	204	
5		55		105		155	0.484	205	50
6		56		106		156	36	206	50
7		57	P ₃₆	107		157	400	207	
8		58		108		158	98.43	208	
9		59		109		159	0.484	209	17
10		60		110		160	25	210	
11		61		111		161	1500	211	
12		62		112		162	1500.8	212	
13		63		113		163	0.484	213	
14		64		114		164	36	214	
15		65		115		165	400	215	
16		66		116		166	98.74	216	
17	P ₂	67	P ₄₁	117		167	0.484	217	
18		68		118		168	25	218	
19		69		119		169	1500	219	
20		70		120		170	14215	220	
21		71		121		171	0.484	221	
22		72		122		172	36	222	
23		73		123		173	400	223	
24		74		124		174	101.2	224	
25		75	P ₄₈	125	400	175	0.484	225	
26		76		126	65.2	176	25	226	
27		77		127	0.484	177	1500	227	
28	P ₃	78		128	25	178	10464	228	
29		79		129	1500	179	0.484	229	
30		80		130	2142	180	36	230	
31		81	P ₄₄	131	0.484	181	400	231	
32		82		132	36	182	143.6	232	
33		83		133	400	183	0.484	233	
34	P ₄	84		134	143.6	184	25	234	
35		85	P ₄₅	135	0.484	185	1500	235	
36		86		136	25	186	2142	236	
37	P ₅	87		137	1500	187	0.484	237	
38		88	P ₅₂	138	10464	188	36	238	
39		89		139	0.484	189	400	239	
40	P ₆	90		140	36	190	652	240	
41		91	P ₅₄	141	400	191	0.484	241	
42		92		142	101.2	192	25	242	
43	P ₇	93		143	0.484	193		243	
44		94		144	25	194		244	
45	P ₈	95		145	1500	195		245	
46		96		146	14215	196		246	
47		97		147	0.484	197		247	
48		98		148	36	198			
49		99		149	400	199	5x10 ⁸		

Step	User action	Display		
		X	Y	Z
11	Press: CONTINUE. Steps 3 to 10 are repeated for the second and subsequent circuit blocks until all 18 circuit block data are entered.	2	2	2
12	Press: CONTINUE.	2	2	0
13	Enter: Total number of output functions to be computed, 1, into X-register.	1		
14	Press: CONTINUE.	1	1	1
15	Enter: Transducer power gain code, 3, into Y-register. Plotted output (frequency response) code, 4, in X-register.	4	3	
16	Press: CONTINUE.	2	2	1
17a	Enter: $X_0 = 5 \times 10^9$ Hz into Y-register, $X_0 \text{ scale} = 2 \times 10^8$ Hz into X-register.	2×10^8	5×10^9	
17b	Press: CONTINUE.	2	2	2
17c	Enter: $Y_0 = 0$, into Y-register, $X_{\text{scale}} = 10 \text{ db/inch}$, into X-register.	10	0	
17d	Press: CONTINUE.	3	3	0
20	Enter: Source resistance, $R_s = 50$ ohms into Y-register. Load resistance, $R_L = 50$ ohms into X-register.	50	50	
21	Press: CONTINUE.	4	4	0
22	Enter: $f_H = 6.9 \times 10^9$ Hz into Z-register. $f_1 = 5.2 \times 10^9$ Hz into Y-register. $A_f = 25 \times 10^6$ Hz into X-register.	25×10^6	5.2×10^9	6.9×10^9
23	Press: CONTINUE.	1	6	6
24	Press: CONTINUE.			

The input procedures are completed, and circuit analysis is automatically initiated.

A memory map for this circuit is shown in Fig. 3.9 to show the locations of the circuit data and sub-program storage location.

The frequency response of the filter is shown in Fig. 3.10. The in-band insertion loss has been re-plotted on the same figure using an expanded Y-scale. Experimental data are also superimposed on the same graph. They compare very favorably with the calculator prediction.

3.4.2 A 7 - 8 GHz microwave amplifier

This example illustrates the power of the program in the ability to accept matrix input. The transistor is described by scattering parameters, and the circuit is a combination of lumped and distributed parameter components.

The input of scattering parameters is accomplished by the use of special sub-routine, P7. Additional sub-programs to perform interpolation and conversion to chain matrix are devised (P33, P92 - P95). The operation details are described in Appendix III.

Shown in Fig. 3.11 is the circuit with the component values given in the accompanying table. Though the circuit execution details will not be presented as in the first example, a memory map is provided to indicate the element data storage locations. See Fig. 3.12 for the memory map.





Figure 3.10.
Frequency response of an Interdigital
Bandpass filter.



S-parameter entry, Transistor type: H/P 35876.		S_{11}	S_{12}	S_{21}	S_{22}
7 GHz		$0.524 \angle 36^\circ$	$0.115 \angle 41^\circ$	$1.04 \angle 4^\circ$	$0.612 \angle 15^\circ$
8 GHz		$0.524 \angle 36^\circ$	$0.115 \angle 41^\circ$	$0.84 \angle 5^\circ$	$0.71 \angle 12^\circ$

Element	Description
C_1	2×10^{-12} farad.
C_2	0.45×10^{-12} "
C_3	0.07×10^{-12} "
C_4	0.24×10^{-12} "
L_1	0.26×10^{-9} henry.
L_2	1.2×10^{-9} "
L_3	7.0×10^{-9} "
Z_1	50-ohm transmission line, 0.1 at 7.4 GHz.
Z_2	18-ohm transmission line, 0.286 at 6.4 GHz.

Figure 3.11

Circuit diagram of a 7 - 8 GHz amplifier

Figure 3.12

9101A MEMORY MAP

53

0		50		100		150	0.165	200	2×10^5
1		51	P7	101		151	75	201	6
2		52		102	P43	152	0.524	202	2
3	P1	53		103		153	-151	203	
4		54		104		154	0.46	204	
5		55	P33	105		155	-40	205	50
6		56		106		156	1.0	206	50
7		57	S-PARAMETER	107	P51	157	13	207	
8		58	CIRCUIT	108		158	0.46	208	
9		59	BLOCK	109		159	90	209	8
10		60		110	P54	160	0.524	210	
11		61		111		161	0.24×10^{12}	211	
12		62		112		162	1	212	
13		63	P95	113		163	0	213	
14		64		114		164	23	214	
15		65		115	P42	165	0.07×10^{12}	215	
16		66		116		166	7×10^9	216	
17	P2	67	P94	117		167	0	217	
18		68		118		168	12	218	
19		69		119		169	1000	219	
20		70		120		170	18	220	
21		71		121		171	0.525	221	
22		72		122		172	36	222	
23		73		123		173	50	223	
24		74		124	P36	174	8×10^9	224	
25		75		125		175	7×10^9	225	
26		76		126		176	33	226	
27		77		127		177	0.45×10^{12}	227	
28	P3	78		128		178	1	228	
29		79		129		179	0	229	
30		80		130		180	23	230	
31		81		131		181	1000	231	
32		82	P92	132	P12	182	50	232	
33		83		133		183	0.159	233	
34	P4	84		134		184	36	234	
35		85		135		185	1	235	
36		86		136		186	1.2×10^9	236	
37	P5	87	P93	137		187	0	237	
38		88		138	P23	188	12	238	
39		89		139		189	2×10^{12}	239	
40	P6	90		140		190	0.26×10^9	240	
41		91		141		191	0	241	
42		92		142		192	23	242	
43	P8	93		143		193	11	243	
44		94	P41	144		194	21	244	5×10^5
45	P9	95		145	-172	195	43	245	6.5×10^5
46		96		146	0.71	196	9	246	8.3×10^9
47		97		147	-50	197		247	
48		98		148	0.6	198			
49		99		149	1.0	199	6×10^9		

The amplifier circuit is to be analysed for frequency response (transducer power gain), input and output impedances in terms of reflection coefficients. The first output is to be plotted on linear frequency scale while the second and the third are presented as Smith Chart plots. In each instance experimental measurements are superimposed to show the close agreement between the calculator prediction and the experimental results. Fig. 3.13, 3.14, 3.15 show the three responses respectively.




Figure 3.13

Frequency response of a 7 - 8 GHz Amplifier.




Figure 3.14

Smith Chart display of the input impedance
of a 7 - 8 GHz




Figure 3.15

Smith Chart display of the output impedance of a 7 - 8 GHz amplifier.

CHAPTER 4

TIME DOMAIN CIRCUIT ANALYSIS PROGRAM

4.1 Program development

This program is designed to have a similar general structure as the Frequency Domain Circuit Analysis Program. The overall program consists of five main bodies:

- . Input sub-program to accept circuit data.
- . Circuit analysis sub-program.
- . Output function formation sub-program.
- . Output time function computation sub-program to obtain the response $r(t)$ for a given excitation $e(t)$.
- . Output presentation sub-program.

Due to the unique properties of time domain analysis, the circuit analysis approach is not identical in numerical technique as in the frequency domain analysis. It is to be pointed out though that the basic approach of chain matrix multiplication is still the fundamental basis behind the analysis.

Following the discussion of section 2.4, the

general philosophy of time domain circuit analysis is:

- . Formation of a complex variable system function, $H(S) = N(S)/D(S)$.
- . Solution of the response function for the system function $H(S)$ with a given excitation. This in effect, is the problem of solving an inhomogeneous linear differential equation with the forcing function $e(t)$.

Due to the size of the overall program, it is not possible to store all the sub-programs at the same time in the available memory space in the extended memory unit. The overall programming structure of 5 main bodies are re-grouped into 4 sub-programs including the input sub-program. This input sub-program, similar to that used in the Frequency Domain Circuit Analysis Program, is not to be stored into the extended memory. The remaining 3 are: circuit analysis sub-program, system function formation sub-program, and the response time function computation sub-program. The overall system is shown in the simplified flow-chart of Fig. 4.1.

As a result of the numerical technique employed in the output function solution, there is one major difference in performance between this program and the Frequency Domain Analysis Program. In the present case, the accuracy of the output time function is dependent on the size of the




Figure 4.1

Simplified overall flow-chart of the Time Domain
Circuit Analysis Program

sampling interval - the smaller it is, the more accurate is the result. Nevertheless, due to the very nature of numerical analysis, the result will never be exact though a very good accuracy can be achieved by using sufficiently small sampling interval.

4.1.1 Input and circuit analysis sub-programs

Since the input sub-program is designed to be similar to that used in the Frequency Domain Analysis Program, the discussion here will only emphasize the difference.

Using identical circuit coding system, the program accepts the description of the circuit blocks as shown in Table 3.1. The exception is that the circuit types are restricted to R-L-C lumped elements, corresponding to polynomial functions. The complexity of the circuit is restricted to analysing a maximum of 9 independent energy storage elements (9th order system). Furthermore, only one system function can be computed at a time. The total input sequence is summarized below:

Step	Description
1	Enter N, the total number of circuit blocks contained in the overall network.
2	Describe the circuit blocks by connection codes and circuit component codes (similar to that of the Frequency Domain Analysis Program).
3	Specify the required system function.
4	Specify the source and load resistances.






The acceptable input circuit blocks and output functions are summarized in Table 4.1.

Circuit analysis is performed using matrix multiplication technique. Polynomial functioned matrix multiplication is the theme of the circuit analysis program. It is achieved through the development of several sub-routines to perform polynomial multiplication, addition, and cancellation of common factor in S between the numerator and the denominator. The importance of the third property cannot be ignored. Consider a simple algebraic expression:

$$\frac{A}{S} + \frac{B}{S}$$

The answer is obviously $(A + B)/S$ by inspection. But if the expression is to be evaluated by the sub-programs which will

Circuit connection code (P)

Circuit type	Description	Code (Q)	Data entry sequence at X-register display of		
			1	2	3
	Resistor(Ohms)	1	R	0	0
	Series R-C (Ohms/farads)	2	R	0	C
	Series R-L (Ohms/henries)	3	R	L	0
	Parallel R-L-C (Ohms/henries/farads)	4	R	L	C
	Series R-L-C (Ohms/henries/farads)	5	R	L	C

(a) Acceptable Input Circuit Description

Output presentation code (Q)

System Function	Code (P)	Definition
Input imdedance, Z_{in}	1	V_{in}/I_{in} , Output termina- ted by R_L .
Input admittance, Y_{in}	2	I_{in}/V_{in} , "
Voltage transfer function, A_v	3	V_{out}/V_{in} , "
Trans-impedance, Z_{21}	4	V_{out}/I_{in} , "

(b) Available system functions

TABLE 4.1

Acceptable input circuit blocks and output functions
(Time domain analysis)

perform cross multiplication, the result will be:

$$\frac{AS + BS}{s^2}$$

The effect is that the degrees of the polynomials are unnecessarily and harmfully raised, resulting in a drastic reduction of the capability of handling higher order systems. With the use of the "Common factor in 'S' cancellation subroutine", this situation is avoided.

Sub-program P1 initiates the circuit analysis and sub-programs P2, 3, and 4 perform the necessary matrix multiplication. Sub-routines P90, 91, 92, 93, 94, and 95 provide the necessary tools for the polynomial function manipulations.

To simplify the computation of the system functions, the effects of the source and load are included in the overall circuit analysis. No loss of generality would result as R_s and R_L can be set to any values including 0 and infinity to suit the situation.

The flow-charts are shown in Fig. 4.2(a), (b), with the




Figure 4.2 (a)

Flow-chart of the Input sub-program for
Time Domain Circuit Analysis Program




Figure 4.2 (b)

Flow-chart of the circuit analysis sub-program
for Time Domain Circuit Analysis Program

memory map shown in Fig. 4.3.

4.1.2 System function formation sub-program

At the completion of the circuit analysis sub-program, the polynomial coefficients of the final chain matrix elements are stored for use in the formation of the specified system function. Instruction is also given as an input to this sub-program as to whether the final output time function is to be printed or plotted against time, t . When the plotter output is specified, additional information like the origin coordinates, the X and Y axes scaling factors are to be entered. Also to be specified in this sub-program are the size of the sampling interval and the maximum number of points the user wants to calculate, before the output function computation sub-program stops automatically.

Since the only interested circuit variables are V_{in} , I_{in} , V_{out} , I_{out} , 4 system function calculations are provided:

$$\cdot Z_{in} = V_{in}/I_{in} \quad 4.1.1$$

$$\cdot Y_{in} = I_{in}/V_{in} \quad 4.1.2$$

$$\cdot A_v = V_{out}/V_{in} \quad 4.1.3$$

$$\cdot Z_{21} = V_{out}/I_{in} \quad 4.1.4$$

Figure 4.3

9101A MEMORY MAP

68

0		50	P91:	100		150		200	
1		51	MATRIX DATA	101		151	A_{21}	201	TEMPORARY
2	P1:	52	TRANSFER	102		152	NUMERATOR	202	MEMORY
3		53		103	BLOCK	153	COEFFICIENTS	203	
4	CIRCUIT	54		104	# 2	154		204	
5	ANALYSIS	55	P92:	105		155		205	
6	INITIALIZATION	56	DEGREE DETEC-	106		156		206	
7		57	TION OF POLY.	107	BLOCK	157		207	
8		58	P93:	108	# 1	158		208	
9		59	POLYNOMIAL	109		159		209	
10		60	ADDITION	110	CHAINMATRIX	160		210	POLYNOMIAL
11		61	P94:	111	COEFFICIENTS:	161	A_{21}	211	MANIPULATION
12	P2:	62	ELIMINATION OF	112		162	DENOMINATOR	212	TEMPORARY
13		63	COMMON FACTORS	113	A_{11} NUMERATOR	163	COEFFICIENTS	213	MEMORY
14	POLYNOMIAL	64	IN SIM BOTH	114	COEFFICIENTS	164		214	SPACE
15	MATRIX	65	DENOMINATOR AND	115		165		215	
16	MULTIPLICATION	66	NUMERATOR OF	116		166		216	
17		67	POLYNOMIAL	117		167		217	$A(s)$
18	P3:	68	RATIO NUM/DEN	118		168		218	
19		69	P95:	119		169		219	
20	POLYNOMIAL	70	DETECTION OF	120		170		220	
21	FUNCTIONS	71	LOWERS DEGREE	121		171	A_{22}	221	
22	MANIPULATION	72	IN POLYNOMIAL	122		172	NUMERATOR	222	
23	FOR THE	73		123	A_{11} DENOMINA-	173	COEFFICIENTS	223	
24	MATRIX ELEMENTS	74		124	TOR COEFFICIENTS	174		224	$B(s)$
25	COMPUTATION	75	P14:	125		175		225	
26		76	SERIES CONNECT	126		176		226	
27		77	PARALLEL R-L-C	127		177		227	
28		78		128		178		228	
29		79	P15:	129		179		229	
30		80	SERIES CONNECT	130		180		230	
31		81	SERIES R-L-C	131	A_{12}	181	A_{12}	231	
32		82		132	NUMERATOR	182	DENOMINATOR	232	
33	P4:	83	P24:	133	COEFFICIENTS	183	COEFFICIENTS	233	$C(s)$
34		84	SHUNT CONNECT	134		184		234	
35	CONTINUATION	85	PARALLEL R-L-C	135		185		235	
36	OF P3.	86		136		186		236	
37		87	P15:	137		187		237	
38		88	SHUNT CONNECT	138		188		238	
39	P8:	89	SERIES R-L-C	139		189		239	
40	UNITY MATRIX	90		140		190	TEMPORARY	240	WORK AREA
41	FORMATION	91		141	A_{12}	191	MEMORY	241	"
42		92		142	DENOMINATOR	192		242	"
43	P90:	93		143	COEFFICIENTS	193		243	"
44		94		144		194	CURRENT BLOCK	244	R_s
45	POLYNOMIAL	95		145		195	CHAIN MATRIX	245	R_L
46	MULTIPLICATION	96	CIRCUIT	146		196	FORMATION	246	K_s BLOCK CONTINUED
47		97	BLOCK	147		197	NUMERATOR CO	247	N
48		98	INPUT	148		198	DENOMINATOR		
49		99	DATA	149		199	COEFFICIENTS		

The sub-programs prepared for the above functions are for the circuit driven and terminated by the specified R_S and R_L . When needed, user-defined functions can be programmed and incorporated.

The flow-chart and its memory map are shown in Fig. 4.4 and Fig. 4.5 respectively.

4.1.3 Response time function computation sub-program

The fundamental principle used in this sub-program has been outlined in the mathematical treatment in section 2.4. Using equation 2.4.7, the output time function $r(KT)$ is computed numerically for the given excitation $e(KT)$.

A special feature of this program is the ability to accept the user-defined excitation function. The excitation will be programmed and the sub-program is designated P10. While this excitation is, in general, a function expressed by mathematical equations, it is also possible to be in a table form.

The computed output is presented in sub-routine P11 which may represent a printer output or plotter output as required by the user. Built in to the present system, P11




Figure 4.4

Flow-chart of System Function Formation Sub-program

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Figure 4.5 9101A MEMORY MAP

71

0		50	P91:	100		150		200	DENOMINATOR	b ₀
1		51	MATRIX DATA	101		151	FINAL CHAIN	201	COEFFICIENT	b ₁
2	SYSTEM FUNCTION	52	TRANSFER	102		152	MATRIX POLY-	202		b ₂
3	SPECIFICATION	53		103		153	NOMIALS	203		b ₃
4	PROGRAM	54		104		154	COEFFICIENT	204		b ₄
5		55	P92:	105	PRINT/PLOT CODE	155	STORAGE	205		b ₅
6		56	DEGREE DETECTION	106	DATA X ₀	156		206		b ₆
7		57	OF POLYNOMIAL	107	FOR ΔX/NOI	157		207		b ₇
8		58	P93:	108	PLOTTER Y ₀	158		208		b ₈
9		59	POLYNOMIAL	109	ΔY/NOI	159		209		b ₉
10		60	ADDITION	110		160		210	POLYNOMIAL	
11	P81:	61	P94:	111		161		211	MANIPULATION	
12	INPUT IMPEDANCE	62	CANCELLATION	112		162		212	WORK	
13	FUNCTION	63	OF COMMON	113		163		213	AREA	
14		64	FACTOR IN S	114		164		214		
15	$Z_{in} = \frac{V_{in}}{I_{in}}$	65	IN BOTH DENOMI-	115		165		215		
16		66	NATOR AND NUME-	116		166		216	A(s)	
17		67	RATOR OF POLY-	117		167		217		
18		68	FUNCTION N/M.	118		168		218		
19		69	P95:	119		169		219		
20		70	DETECTION OF	120		170		220		
21	P82:	71	LOWEST DEGREE	121		171		221		
22	OUTPUT IMPEDANCE	72	IN POLYNOMIAL	122		172		222		
23	FUNCTION	73		123		173		223		
24		74		124		174		224	B(s)	
25	$Z_{out} = \frac{V_{out}}{I_{out}}$	75		125		175		225		
26		76		126		176		226		
27		77		127		177		227		
28		78		128		178		228		
29		79		129		179		229		
30	P83:	80		130		180		230		
31	VOLTAGE TRANS-	81		131		181		231		
32	FER FUNCTION	82		132		182		232		
33	P84:	83		133		183		233		
34	TRANS-IMPEDANCE	84		134		184		234	C(s)	
35	Z_{21}	85		135		185		235		
36		86		136		186		236		
37		87		137		187		237		
38		88		138		188		238		
39		89		139		189		239		
40		90		140		190	a ₀	240	OUTPUT FE. CODE	
41		91		141		191	a ₁	241		
42	P90	92		142		192	SYSTEM	a ₂		
43		93		143		193	FUNCTION	a ₃	243	M
44	POLYNOMIAL	94		144		194		a ₄	244	N
45	MULTIPLICATION	95		145		195	NUMERATOR	a ₅	245	K _{max}
46		96		146		196	DEFINITION	a ₆	246	K
47		97		147		197		a ₇	247	T
48		98		148		198		a ₈		
49		99		149		199		a ₉		

represents a plotting sub-routine that plots both the input excitation and output response versus time.

The flow-chart is shown in Fig. 4.6 with the memory map shown in Fig. 4.7.

4.2 Program loading

As discussed in section 4.1, the time domain circuit analysis program consists of three independent systems:

- . Input and circuit analysis sub-programs.

P0 is responsible for data entry. It is not to be stored in the extended memory.

P1, 2, 3, 4, 8, 90, 91, 92, 93, 94, and 95 perform circuit analysis (matrix multiplication). P14, 15, 24, 25 (also P11, 12, 13, 21, 22, 23) supply the circuit component chain matrices.

- . System function formation sub-programs..

P5 initiates the function formation and accepts other system information for computation. P81, 82, 83, and 84 supply the desired system function formation.

- . Response time function computation sub-programs.

P2, 3, 4, 5, 7, and 8 computes the output function. P10 defines the input excitation. P11 is the output presentation sub-routine. P6 evaluates $X!$, to be used in the output function computation.




Figure 4.6

Flow-chart of the response function computation sub-program

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Figure 4.7 9101A MEMORY MAP

74

0		50	SAMPLE WPUT	100		150	FINAL CHAIN	200	DENOMINATOR	b ₁
1	P2:	51	EXCITATION(U ₁)	101		151	MATRIX POLY-	201	COEFFICIENTS	b ₁
2	RESPONSE	52	P11:	102		152	NOMIALS	202		b ₂
3	TIME FUNCTION	53	PLOT SUB-	103		153	COEFFICIENT	203		b ₃
4	COMPUTATION	54	ROUTINE.	104		154	STORAGE	204		b ₄
5	INITIALIZATION	55	(SHOW INPUT	105		155		205		b ₅
6		56	AND OUTPUT	106	DATA X ₀	156		206		b ₆
7		57	SIMULTANEOUSLY)	107	FOR AX/IN	157		207		b ₇
8	P3:	58		108	PLOTTER Y ₀	158		208		b ₈
9		59		109	AY/IN	159		209		b ₉
10	FINAL CALCU-	60		110		160		210	e(k-9)T	
11	LATION OF	61		111		161		211	INPUT e(k-9)T	
12	RESPONSE TIME	62		112		162		212	EXCITATION A(k-9)T	
13	FUNCTION, Y(t)	63		113		163		213	e(k-5)T	
14		64		114		164		214	e(k-5)T	
15		65		115		165		215	e(k-5)T	
16	P4:	66		116		166		216	e(k-5)T	
17	COMPUTE	67		117		167		217	e(k-5)T	
18	$\sum \alpha_n$	68		118		168		218	e(k-5)T	
19	$\sum T_n$	69		119		169		219	e(k-5)T	
20	P5:	70		120		170		220	RESPONSE T(k-9)T	
21		71		121		171		221	FUNCTION T(k-9)T	
22	COMPUTE	72		122		172		222	T(k-9)T	
23		73		123		173		223	T(k-9)T	
24	$\sum_{j=1}^n \frac{g(k-j)(-1)^{j-1}}{(n-j)! j!}$	74		124		174		224	T(k-5)T	
25		75		125		175		225	T(k-5)T	
26		76		126		176		226	T(k-5)T	
27		77		127		177		227	T(k-5)T	
28		78		128		178		228	T(k-5)T	
29		79		129		179		229	T(k-5)T	
30		80		130		180		230	T(k-5)T	
31	P6:	81		131		181		231	T(k-5)T	
32		82		132		182		232	WORK AREA	
33	COMPUTE X!	83		133		183		233	FOR INDEX	
34		84		134		184		234	BANK-KEEPING	
35	P7:	85		135		185		235		
36	COMPUTE	86		136		186		236		
37	$\sum_{n=1}^N \frac{\alpha_n n!}{T_n}$	87		137		187		237		
38		88		138		188		238		
39		89		139		189		239		
40	$\sum_{j=1}^n \frac{a_j (k-j)! (-1)^{j-1}}{(n-j)! j!}$	90		140		190	a ₂	240		
41		91		141		191	a ₁	241		
42		92		142		192	SYSTEM	242		
43		93		143		193	FUNCTION:	243	M	
44		94		144		194		244	N	
45	P8:	95		145		195	NUMERATOR	245	K _{MAX}	
46	$e(k-1)T - e(k)T$	96		146		196	COEFFICIENTS	246	K	
47	$T(k-1)T - T(k)T$	97		147		197		247	T	
48	FOR ALL K	98		148		198				
49	P10:	99		149		199				

The details of the program loading procedures for each sub-program system are given below:

Circuit analysis sub-program

File protect switch (Extended memory unit): OFF.

Step	User action	Display		
		X	Y	Z
1	Press: CLEAR, FMT, SET FLAG.	0	0	0
2	Enter: P1.			
3	Press: 1, FMT, FMT.	11	0	0
4	Enter: P2.			
5	Press: 2, FMT, FMT.	17	0	0
6	Enter: P3.			
7	Press: 3, FMT, FMT.	31	0	0
8	Enter: P4.			
9	Press: 4, FMT, FMT.	38	0	0
10	Enter: P8.			
11	Press: 8, FMT, FMT.	41	0	0
12	Enter: P90.			
13	Press: 90, FMT, FMT.	49	0	0
14	Enter: P91.			
15	Press: 91, FMT, FMT.	54	0	0
16	Enter: P92.			
17	Press: 92, FMT, FMT.	57	0	0
18	Enter: P93.			
19	Press: 93, FMT, FMT.	60	0	0
20	Enter: P94.			
21	Press: 94, FMT, FMT.	68	0	0
22	Enter: P95.			
23	Press: 95, FMT, FMT.	74	0	0
24	Enter: P14.			
25	Press: 14, FMT, FMT.	78	0	0
26	Enter: P15.			
27	Press: 15, FMT, FMT.	82	0	0
28	Enter: P24.			
29	Press: 24, FMT, FMT.	86	0	0
30	Enter: P25.			
31	Press: 25, FMT, FMT.	90	0	0
32	Press: END.			
33	Enter: P0.			
34	File protect switch (Extended memory unit): ON.			

After the execution of the circuit analysis sub-program, the system function formation sub-program is to be loaded as follows:

. System function formation sub-program

File protect switch (Extended memory unit): OFF

Step	User action	Display		
		X	Y	Z
1	Press: CLEAR, FMT, SET FLAG.	0	0	0
2	Enter: P5.			
3	Press: 5, FMT, FMT.	9	0	0
4	Enter: P81.			
5	Press: 81, FMT, FMT.	19	0	0
6	Enter: P82.			
7	Press: 82, FMT, FMT.	29	0	0
8	Enter: P83.			
9	Press: 83, FMT, FMT.	32	0	0
10	Enter: P84.			
11	Press: 84, FMT, FMT.	35	0	0
12	File protect switch (Extended memory unit): ON.			

After the execution of the system function formation sub-program, the output response function computation program is to be loaded as follows:

. Response time function computation sub-program

File protect switch (Extended memory unit): OFF

Step	User action	Display		
		X	Y	Z
1	Program the excitation time function and designate it as P10. Record on a magnetic card.			
2	Program or select the output presentation sub-routine and designate it as P11. Record (if required) on a magnetic card.			
3	Press: CLEAR, FMT, SET FLAG.	0		
4	Enter: P2.			
5	Press: 2, FMT, FMT.	7		
6	Enter: P3.			
7	Press: 3, FMT, FMT.	15		
8	Enter: P4.			
9	Press: 4, FMT, FMT.	19		
10	Enter: P5.			
11	Press: 5, FMT, FMT.	30		
12	Enter: P6.			
13	Press: 6, FMT, FMT.	34		
14	Enter: P7.			
15	Press: 7, FMT, FMT.	40		
16	Enter: P8.			
17	Press: 8, FMT, FMT.	44		
18	Enter: P10.			
19	Press: 10, FMT, FMT.			
20	Enter: P11.			
21	Press: 11, FMT, FMT.			
22	File protect switch (Extended memory unit): ON.			

All the program loading steps are completed and the sub-program is ready for execution.

4.3 Program execution

The overall program execution consists of successively executing the three sub-program bodies loaded individually as described in the procedures of section 4.2.

. Input and circuit analysis sub-programs

PROGRAM/RUN switch: RUN.

(The following steps are to be executed after the input and circuit analysis sub-programs are loaded according to the procedures in section 4.2)

Step	User action	Display		
		X	Y	Z
1	Press: END, CONTINUE.	1	1	0
2	Enter: Total number of circuit blocks, N, in X-register.			
3	Press: CONTINUE. where "1" indicates that the data for block #1 are to be entered. $i = 1, 2, \dots, N$.	1	1	1
4	Enter: Circuit connection code, P, in X-register, and circuit type code, Q, in Y-register. This is for circuit block #1. (Refer to table 4.1 for P, Q.)	P	Q	
5	Press: CONTINUE. "1" in X-register display indicates first element value of circuit block #1 is to be entered. Y-register display indicates subroutine P'PQ' is to be used to form the chain matrix for that circuit block.	1	PQ	1
6	Enter: First element value of circuit block #1 in X-register.	a_1		
7	Press: CONTINUE.	2	PQ	1
8	Enter: Second element value for circuit block #1 in X-register.	a_2		
9	Press: CONTINUE.	3	PQ	1
10	Enter: Third element value for circuit block #1 in X-register.	a_3		
11	Press: CONTINUE. Steps 3 to 10 are repeated for data entry to the $\#(i+1)$ circuit block. This process is repeated until the circuit informations of all N circuit blocks are entered.	$i+1$	$i+1$	$i+1$
12	Press: CONTINUE.	2	2	0
13	Enter: Source and load resistances, R_s - Y-register, R_L - X-register.	R_L	R_s	

Step	User action	Display		
		X	Y	Z
14	Press: CONTINUE.			
15	Press: END, 1, FMT, GO TO.	11		
16	Press: END, CONTINUE.			

The circuit analysis sub-program is initiated by step 16. The calculator registers will periodically flash-display the circuit block number "1" to indicate that circuit block #1 is currently being analysed.

Next to be executed after the circuit analysis sub-program is the system function formation sub-program. This sub-program is to be loaded according to the description in section 4.2 after the complete execution of the circuit analysis sub-program. The execution sequence is given below:

System function formation sub-programs

PROGRAM/RUN switch: RUN.

Step	User action	Display		
		X	Y	Z
1	Press: 5, FMT, GO TO.	9		
2	Press: END, CONTINUE.	3	3	0
3	Enter: System function code, P, in X-register. (See table 4.1 for P.)	P		
4	Press: CONTINUE.	4	4	0
5	Enter: Print/Plot decision code, Q, in X-register. Print = 1, Plot = 2.	Q		
6	Press: CONTINUE. (If Q = 1, go to step 8.) (If Q = 2, continue.)	5 4	5 4	0 1
7a	Enter: X coordinate of origin into Y-register, X axis scale factor in X units/inch, into X-register.		scale X ₀	

Step	User action	Display		
		X	Y	Z
7b	Press: CONTINUE.	4	4	0
7c	Enter: Y coordinate of origin into Y-register, Y axis scale factor in units/inch, into X-register.	Yscale	Y _o	
7d	Press: CONTINUE.	5	5	
8	Enter: Sampling interval, T, into X-register; Maximum number of points to be computed K _{max} , into Y-register.	T	K _{max}	
9	Press: CONTINUE.			

The system function formation sub-programs are automatically initiated after the completion of data entry. The program will stop when the execution is completed with the results stored for use in the output function computation.

The output response time function computation sub-programs are loaded next according to the procedures in section 4.2. The keyboard entry:

CLEAR, 2, FMT, GO TO.

X-register display
7

END, CONTINUE

will initiate the computation process. At the conclusion of the analysis, the result will be presented by the printer or plotter as specified.

4.4 Circuit analysis examples

Two examples, a low-pass filter output for a pulse excitation, and a step response of a second order bandpass structure, are presented to illustrate the program performance.


4.4/1 Pulse response of a 5th order low-pass filter

The circuit and element data are shown in Fig. 4.8.

The progedures for program execution is given below:

. Input and circuit analysis sub-program

Step	User action	X	Display	Z
1	Press: END, CONTINUE.	1	1	0
2	Enter: N = 5, into X-register.	5		
3	Press: CONTINUE.	1	1	1
4	Enter: Circuit connection code for shunt (2), capacitor (2) into X- and Y- registers respectively	2	2	
5	Press: CONTINUE.	1	22	1
6	Enter: First circuit element value, R = 0, into X-register.	0		
7	Press: CONTINUE.	2	22	1
8	Enter: Second circuit element value, L = 0, into X-register.	0		
9	Press: CONTINUE.	3	22	1
10	Enter: Third circuit element value, C = 390×10^{-12} farad, into X-register.			
11	Press: CONTINUE. The rest of the circuit data are entered similarly.	390×10^{-12} 2	2	2
12	Press: CONTINUE.	2	2	0
13	Enter: R _S = 50, into Y-register, R _L = 50, into X-register.	50	50	
14	Press: CONTINUE.			
15	Press: 1, FMT, GO TO.			
16	Press: CONTINUE.			



Circuit element	Description
R_S	91 Ohms
R_L	91 Ohms
C_1	390×10^{-12} farad
C_2	580×10^{-12} farad
C_3	390×10^{-12} farad
L_1	2.2×10^{-9} henry
L_2	2.2×10^{-9} henry

Figure 4.8

Circuit diagram of a 5th order lowpass filter
to be excited by a 100 nsec. pulse.

The input data and circuit analysis sub-programs are then being executed. The calculator will stop computation when the total programming steps are executed.

Next to be performed is the system function formation sub-program. In the present example, plotter output and output voltage for a 100 nsec. pulse excitation are chosen.

The program execution procedures are as follows:

. System function formation sub-program

step	User action	X	Y	Z
1	Press: 5, FMT, GO TO.	9		
2	Press: END, CONTINUE.	3	3	0
3	Enter: Required system function code, P = 3, into X-register.	3		
4	Press: CONTINUE.	4	4	0
5	Enter: Code for plot routine, 2, into X-register.	2		
6	Press: CONTINUE.	4	4	1
7	Enter: $X_0 = 0$, into Y-register, $X_{scale} = 50 \times 10^{-9}$ sec/inch, into X-register.	50×10^{-9}	0	
8	Press: CONTINUE.	4	4	1
9	Enter: $Y_0 = 0$, into Y-register, $Y_{scale} = 0.5$ volts/inch, into X-register.	0.5	0	
10	Press: CONTINUE.			

The system function formation sub-program is initiated after the complete entry of input data. This sub-program will automatically stop when the computation is completed.

The output response time function computation sub-programs are next loaded according to the procedures in section 4.2. The sub-programs will be initiated by the following commands entered via the calculator keyboard:

```
CLEAR, 2, FMT, GO TO.  
END, CONTINUE.
```

The input excitation has been pre-programmed to give a 100 nsec. pulse (P10). The output time function is presented in Fig. 4.9. This computed result has been verified experimentally.

4.4.2 The step function response of a second order system

The step response of a simple second order system is chosen for study in the solution accuracy of the program for various sampling intervals.

The circuit, a simple series R-L-C circuit, is excited by a unit step of voltage and the current is defined





Figure 4.9

Pulse response of a 5th order lowpass filter.

as the response.

Following the procedures of section 4.3, this circuit is loaded into the program. The response time function is plotted for various values of sampling intervals. It is very interesting to note that the numerical solution as shown in Fig. 4.10 readily converges to the exact solution as the sampling interval is decreased from 0.1 second to 0.02 second.



Circuit shown on the graph

Figure 4.10

Step response of a series R-L-C circuit

CHAPTER 5

CONCLUSION

In the preceeding chapters, we have developed and demonstrated that a considerable amount of circuit analysis can be done by a desk-top programmable calculator. The usefulness of these programs are highlighted by the ease of use and the cheap cost of operation.

For the frequency domain circuit analysis program, its analytic power within the cascaded circuit topology has been designed to approach that of a digital computer, except of course for the size of the circuitry to be handled. The practical application value of this program is demonstrated in its being used as a prediction tool in the design of the microwave filter and the wideband amplifier. With good circuit modelling, this program may be used to provide performance calculation to compare with that of experimental breadboard for the purpose of circuit alignment. The effect of a change of circuit component can also be conveniently studied.

As for the improvement of this program, there are two areas which may enhance the analytic power of this program:

Single element optimization.

While it is understandable that with the existing memory size, it is not possible to perform multi-variable circuit optimization, it seems feasible to at least build in a single variable optimization sub-program. In its simplest form, the performance of the error function will be compared to the variation of a selected circuit component element value until the best compromise is reached. At this time, the particular circuit element value will be finalized and circuit analysis performed accordingly.

Operator concept of circuit analysis.

One advantage of circuit analysis using matrix approach is the possibility of reducing the task of circuit analysis to matrix manipulation. In its present form, the program is not able to analyse cascaded circuits with a slight topological change such as the incorporation of series or shunt feedbacks. Consider, for example, the case of shunt feedback by a two-port network, N_2 , having the same common ground as the main cascaded circuit, which in turn is a cascade of three networks, N_1 , N_3 , N_4 . The

analysis programs in miniature.

In the field of analogue circuit design, the major use of time domain circuit analysis is mostly in the transient analysis of the pulse or step response of filters. Practical applications include the time domain prediction of the filter group-delay, or the examination of the possible spike generation in the biasing circuits of certain sensitive transistors (such as some microwave field-effect transistors). In these applications, the ability to analyse a 9th order system is felt adequate.

The power of the time domain circuit analysis program is fully demonstrated in the examples presented in section 4.4 in which the pulse response of a 5th order low-pass filter is analysed. In general, it is extremely difficult, if not impossible, to analytically evaluate the response function of a high order system even with a simple excitation such as a step or pulse function, not to mention the more complex excitation waveforms. The present program has achieved the capability of accepting random excitation because of the numerical method of solution. While it may be routine practice in digital computers to analyse circuits in the time domain, it is felt that this programming feature is unique in a desk-top calculator program.

The major area requiring improvement is in the speed and accuracy of the calculation. For the moment, the program computation accumulative error is a relative sensitive function of the sampling interval, as can be seen in the second example in section 4.4. Small sampling interval, though gives improvement in solution accuracy, would significantly increase the time required to complete the solution. This problem may be overcome by numerically solving $r(KT)$ implicit in equation 2.4.6 instead of directly solving it from equation 2.4.7.

It is felt, overallwise, that this thesis has served the purpose of pioneering into the possibility of extending the capability of a small memory-sized computer/programmable calculator as a circuit analysis computing tool.

APPENDIX I**FREQUENCY DOMAIN CIRCUIT ANALYSIS PROGRAM****PROGRAMMING STEPS**

THE PO-Frequency Domain Circuit Analysis Input Program

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	f	Display			Step	Key	f	Display			Step	Key	f	Display		
			x	y	z				x	y	z				x	y	z
0	Clear	20				30	STOP	41				60	↑	27			
1	1	01				1	↑	27				1	1	01			
2	↑	27				2	↑	15				2	9	11			
3	1	01				3	↑	27				3	3	03			
4	9	11				4	x→	67				4	acc+	60			
5	2	02				5	-	34				5	0	00			
6	acc+	60				6	C	16				6	↑	27			
7	1	01				7	-	34				7	2	02			
8	STOP	41				8	Roll↑	31				8	↑	27			
9	↑	27				9	FMT	42				9	STOP	41			
10	2	02				10	y→	40				10	x→	23			
11	0	00				11	Roll↑	22				11	-	34			
12	9	11				12	↑	27				12	d	17			
13	FMT	42				13	5	05				13	2	12			
14	y→	40				14	x→	50				14	↑	27			
15	y→	40				15	4	04				15	↑	27			
16	-	34				16	6	06				16	STOP	41			
17	d	17				17	1	01				17	x→	23			
18	1	01				18	+	33				18	-	34			
19	x→	23				19	y→	40				19	C	16			
20	-	34				20	-	34				20	↑	27			
21	C	16				21	C	16				21	1	01			
22	2	12				22	Roll	44				22	0	00			
23	↑	27				23	2	02				23	X	36			
24	↑	27				24	7	07				24	1	25			
25	STOP	41				25	Roll	61				25	+	33			
26	↑	27				26	x→	67				26	↑	15			
27	1	01				27	-	34				27	FMT	42			
28	0	00				28	↑	67				Storage					
29	x	36				29	Roll	50									
30	1	01				30	2	02									
31	+	33				31	6	06									
32	↑	27				32	1	01									
33	FMT	42				33	↑	27									
34	y→	40				34	-	34									
35	Roll	61				35	Roll	61									
36	FMT	42				36	Roll	61									
37	↑	27				37	Roll	61									
38	Roll	61				38	Roll	61									
39	FMT	42				39	Roll	61									
40	↑	27				40	Roll	61									
41	Roll	61				41	Roll	61									
42	Roll	61				42	Roll	61									
43	Roll	61				43	Roll	61									
44	Roll	61				44	Roll	61									
45	Roll	61				45	Roll	61									
46	Roll	61				46	Roll	61									
47	Roll	61				47	Roll	61									
48	Roll	61				48	Roll	61									
49	Roll	61				49	Roll	61									
50	Roll	61				50	Roll	61									

Title PD-Continue.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Key	O	Display			Key	O	Display			Key	O	Display		
		x	y	z			x	y	z			x	y	z
0	4→	10			0	↓	25			0	↓	25		
1	x←	67			1	2	02			1	2	02		
2	-	34			2	0	00			2	0	00		
3	c	16			3	1	01			3	5	05		
4	↑	27			4	FMT	42			4	FMT	42		
5	3	03			5	4→	40			5	4→	40		
6	x3y	53			6	RCL	61			6	0	00		
7	6	14			7	x←	67			7	↑	27		
8	6	06			8	-	34			8	4	04		
9	x2y	50			9	d	17			9	↑	27		
a	a	13			a	x3y	50			a	STOP	41		
b	2	02			b	c	16			b	x→	23		
c	1	01			c	5	05			c	-	34		
d	↑	27			d	↑	01			d	c	16		
0	2	02			c	↑	27			0	2	02		
1	↑	27			1	acc+	60			1	4	04		
2	2	02			2	GoTo	44			2	5	05		
3	SDP	41			3	6	06			3	FMT	42		
4	↑	27			4	d	17			4	4→	40		
5	2	02			5	f	15			5	2	02		
6	0	00			6	↑	27			6	4	04		
7	0	00			7	1	01			7	7	07		
8	FMT	42			8	+	33			8	FMT	42		
9	4→	40			9	9	11			9	4→	40		
a	1	01			a	x←	67			a	↑	25		
b	1	01			b	FMT	42			b	2	02		
c	9	11			c	4→	40			c	↑	04		
d	9	11			d	0	00			d	6	06		
0	FMT	42			0	↑	27							
1	4→	40			1	3	03							
2	2	02			2	↑	27							
3	↑	27			3	FMT	42							
4	2	02			4	↑	27							
5	↑	27			5	↑	27							
6	↑	27			6	↑	27							
7	↑	27			7	↑	27							
8	↑	27			8	↑	27							
9	↑	27			9	↑	27							
a	↑	27			a	↑	27							
b	↑	27			b	↑	27							
c	↑	27			c	↑	27							
d	↑	27			d	↑	27							
0	↑	27			0	↑	27							
1	↑	27			1	↑	27							
2	↑	27			2	↑	27							
3	↑	27			3	↑	27							
4	↑	27			4	↑	27							
5	↑	27			5	↑	27							
6	↑	27			6	↑	27							
7	↑	27			7	↑	27							
8	↑	27			8	↑	27							
9	↑	27			9	↑	27							
a	↑	27			a	↑	27							
b	↑	27			b	↑	27							
c	↑	27			c	↑	27							
d	↑	27			d	↑	27							
0	↑	27			0	↑	27							
1	↑	27			1	↑	27							
2	↑	27			2	↑	27							
3	↑	27			3	↑	27							
4	↑	27			4	↑	27							
5	↑	27			5	↑	27							
6	↑	27			6	↑	27							
7	↑	27			7	↑	27							
8	↑	27			8	↑	27							
9	↑	27			9	↑	27							
a	↑	27			a	↑	27							
b	↑	27			b	↑	27							
c	↑	27			c	↑	27							
d	↑	27			d	↑	27							
0	↑	27			0	↑	27							
1	↑	27			1	↑	27							
2	↑	27			2	↑	27							
3	↑	27			3	↑	27							
4	↑	27			4	↑	27							
5	↑	27			5	↑	27							
6	↑	27			6	↑	27							
7	↑	27			7	↑	27							
8	↑	27			8	↑	27							
9	↑	27			9	↑	27							
a	↑	27			a	↑	27							
b	↑	27			b	↑	27							
c	↑	27			c	↑	27							
d	↑	27			d	↑	27							
0	↑	27			0	↑	27							
1	↑	27			1	↑	27							
2	↑	27			2	↑	27							
3	↑	27			3	↑	27							
4	↑	27			4	↑	27							
5	↑	27			5	↑	27							
6	↑	27			6	↑	27							
7	↑	27			7	↑	27							
8	↑	27			8	↑	27							
9	↑	27			9	↑	27							
a	↑	27			a	↑	27							
b	↑	27			b	↑	27							
c	↑	27			c	↑	27							
d	↑	27			d	↑	27							
0	↑	27			0	↑	27							
1	↑	27			1	↑	27							
2	↑	27			2	↑	27							
3	↑	27			3	↑	27							
4	↑	27			4	↑	27							
5	↑	27			5	↑	27							
6	↑	27			6	↑	27							
7	↑	27			7	↑	27							
8	↑	27			8	↑	27							
9	↑	27			9	↑	27							
a	↑	27			a	↑	27							
b	↑	27			b	↑	27							
c	↑	27			c	↑	27							
d	↑	27			d	↑	27							
0	↑	27			0	↑	27							
1	↑	27			1	↑	27							
2	↑	27			2	↑	27							
3	↑	27			3	↑	27							
4	↑	27			4	↑	27							
5	↑	27			5	↑	27							
6	↑	27			6	↑	27							
7	↑	27			7	↑	27							
8	↑	27			8	↑	27							
9	↑	27			9	↑	27							
a	↑	27			a	↑	27							
b	↑	27			b	↑	27							
c	↑	27			c	↑	27							
d	↑	27			d	↑	27							
0	↑	27			0	↑	27							
1	↑	27			1	↑	27							
2	↑	27			2	↑	27							
3	↑	27			3	↑	27							
4	↑	27			4	↑	27							
5	↑	27			5	↑	27							
6	↑	27			6	↑	27							
7	↑	27			7	↑	27							
8	↑	27			8	↑	27							
9	↑	27			9	↑	27							
a	↑	27			a	↑	27							
b	↑	27			b	↑	27							
c	↑	27			c	↑	27							
d	↑	27			d	↑	27							
0	↑	27			0	↑	27							
1	↑	27			1	↑	27							
2	↑	27			2	↑	27							
3	↑	27			3	↑	27							
4	↑	27			4	↑	27							
5	↑	27			5	↑	27							
6	↑	27			6	↑	27							
7	↑	27			7	↑	27							
8	↑	27			8	↑	27							

Title PD-Continue.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	S	Display			Step	Key	S	Display			Step	Key	S	Display		
			x	y	z				x	y	z				x	y	z
20	FMT	42				10						0					
1	4	40				1						1					
2	X	67				2						2					
3	-	34				3						3					
4	C	16				4						4					
5	↑	27				5						5					
6	2	02				6						6					
7	4	04				7						7					
8	4	04				8						8					
9	FMT	42				9						9					
a	4	40				a						a					
b	6	06				b						b					
c	↑	27				c						c					
d	↑	27				d						d					
30	L	01				0						0					
1	STOP	41				1						1					
2	FMT	42				2						2					
3	G.T.	44				3						3					
4	END	46				4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
e						e						e					
f						f						f					
g						g						g					
h						h						h					
i						i						i					
j						j						j					
k						k						k					
l						l						l					
m						m						m					
n						n						n					
o						o						o					
p						p						p					
q						q						q					
r						r						r					
s						s						s					
t						t						t					
u						u						u					
v						v						v					
w						w						w					
x						x						x					
y						y						y					
z						z						z					

Title **Pl-Frequency Domain Circuit Analysis Initialization Program.** 97

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	S	Display			Step	Key	S	Display			Step	Key	S	Display		
			x	y	z				x	y	z				x	y	z
0	Clear	20				30	8	10				60	3	03			
1	2	02				1	FRT	42				1	+	27			
2	1	01				2	π	56				2	2	02			
3	1	01				3	FRT	42				3	0	00			
4	FRT	42				4	π	56				4	7	07			
5	X	36				5	FRT	42				5	FRT	42			
6	+	27				6	6.76	44				6	4→	40			
7	2	02				7	2	02				7	2	02			
8	2	02				8	FRT	42				8	0	00			
9	1	01				9	6.76	44				9	7	07			
10	2	50				10	5	05				10	FRT	42			
11	1	01				11	FRT	42				11	π	56			
12	5	05				12	6.76	44				12	FRT	42			
13	1	01				13	2	02				13	π	56			
14	+	33				14	0	00				14	+	27			
15	1	25				15	9	11				15	9	11			
16	6.76	44				16	FRT	42				16	2	50			
17	0	00				17	π	56				17	6	14			
18	4	04				18	+	27				18	4	04			
19	1	01				19	1	01				19	1	01			
20	+	27				20	9	11				20	0	00			
21	2	02				21	2	02				21	÷	35			
22	1	01				22	+	27				22	1	25			
23	0	00				23	2	02				23	FRT	42			
24	FRT	42				24	0	00				24	4→	23			
25	4→	40				25	8	10				25	-	34			
26	1→	01				26	FRT	42				26	1	15			
27	2	02				27	π	56				27	+	27			
28	2	02				28	-	34				Storage					
29	0	00				29	4	04									
30	FRT	42				30	+	35									
31	4→	40				31	1	15									
32	1	01				32	1	15									
33	9	11				33	1	15									
34	2	02				34	1	15									
35	+	27				35	1	15									
36	1	01				36	1	15									
37	2	02				37	1	15									

Table P1-Continue.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	1	01				0	+	33				0	2	02			
1	0	00				1	GoTo	44				1	4	04			
2	X	36				2	6	06				2	5	05			
3	2	02				3	7	07				3	FMT	42			
4	0	00				4	2	02				4	π	56			
5	7	07				5	4	04				5	↑	27			
6	FMT	42				6	7	07				6	2	02			
7	π	56				7	FMT	42				7	4	04			
8	FMT	42				8	π	56				8	7	07			
9	π	56				9	↑	27				9	FMT	42			
a	x24	67				a	2	02				a	4→	40			
b	-	34				b	4	04				b	END	46			
c	4	04				c	6	06				c					
d	0	00				d	FMT	42				d					
90	+	33				0	π	56				0					
1	↓	25				1	x24	67				1					
2	FMT	42				2	d	L7				2					
3	GoTo	44				3	7	07				3					
4	x24	67				4	x24	50				4					
5	-	34				5	d	L7				5					
6	↑	15				6	7	07				6					
7	↑	27				7	2	02				7					
8	CONT	47				8	4	04				8					
9	CONT	47				9	4	04				9					
a	CONT	47				a	FMT	42				a					
b	CONT	47				b	π	56				b					
c	0	00				c	+	33				c					
d	x24	50				d	2	02				d					
0	0	00				0	4	04				0					
1	8	10				1	7	07				1					
2	5	05				2	FMT	42				2					
3	0	00				3	4	40				3					
4	↑	33				4	GoTo	44				4					
5	↓	25				5	0	00				5					
6	FMT	42				6	6	06				6					
7	GoTo	44				7	0	00				7					
8	↑	27				8	FMT	42				8					
9	↓	25				9	+	33				9					

Title P2-Continue.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
80	2	02				60	FMT	42				0					
1	3	03				1	4	40				1					
2	2	02				2	FMT	42				2					
3	FMT	42				3	END	46				3					
4	4	40				4						4					
5	Clear	20				5						5					
6	3	03				6						6					
7	1	27				7						7					
8	2	02				8						8					
9	1	01				9						9					
a	4	04				a						a					
b	Oct	60				b						b					
c	2	02				c						c					
d	4	04				d						d					
90	x	23				0						0					
1	d	17				1						1					
2	4	04				2						2					
3	FMT	42				3						3					
4	GoTo	44				4						4					
5	3	03				5						5					
6	FMT	42				6						6					
7	GoTo	44				7						7					
8	2	02				8						8					
9	4	04				9						9					
a	3	03				a						a					
b	FMT	42				b						b					
c	1	56				c						c					
d	1	27				d						d					
0	2	02				0						0					
1	3	03				1						1					
2	1	01				2						2					
3	FMT	42				3						3					
4	4	40				4						4					
5	2	02				5						5					
6	4	04				6						6					
7	2	02				7						7					
8	FMT	42				8						8					
9	1	56				9						9					
a	1	27				a						a					
b	2	02				b						b					
c	3	03				c						c					
d	0	00				d						d					

Storage

Title P4-Data Transfer Sub-routine.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	RCL	61				10						0					
1	+	33				1						1					
2	4→	40				2						2					
3	e	12				3						3					
4	f	15				4						4					
5	FTT	42				5						5					
6	π	56				6						6					
7	↑	27				7						7					
8	↓	15				8						8					
9	↑	27				9						9					
a	↓	17				a						a					
b	+	33				b						b					
c	↓	25				c						c					
d	FTT	42				d						d					
10	4→	40				0						0					
1	RCL	61				1						1					
2	xy	50				2						2					
3	↓	01				3						3					
4	c	16				4						4					
5	0	00				5						5					
6	↑	27				6						6					
7	↓	01				7						7					
8	ant	60				8						8					
9	0.16	44				9						9					
a	0	00				a						a					
b	4	04				b						b					
c	FTT	42				c						c					
d	END	34				d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9		</			

Title P5-Matrix Data Transfer.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	0	Clear	20			0						0					
	1	3	03				1					1					
	2	f	27				2					2					
	3	2	02				3					3					
	4	2	02				4					4					
	5	6	06				5					5					
	6	00+	60				6					6					
	7	Copy	32				7					7					
	8	1	01				8					8					
	9	6	06				9					9					
	a	X→	23				a					a					
	b	d	17				b					b					
	c	4	04				c					c					
	d	FTT	42				d					d					
1	0	GoTo	44				0					0					
	1	Clear	20				1					1					
	2	3	03				2					2					
	3	f	27				3					3					
	4	2	02				4					4					
	5	3	03				5					5					
	6	0	00				6					6					
	7	00+	60				7					7					
	8	Copy	32				8					8					
	9	1	01				9					9					
	a	2	02				a					a					
	b	X→	23				b					b					
	c	d	17				c					c					
	d	4	04				d					d					
2	0	FTT	42				0					0					
	1	GoTo	44				1					1					
	2	FTT	42				2					2					
	3	END	46				3					3					
	4						4					4					
	5						5					5					
	6						6					6					
	7						7					7					
	8						8					8					
	9						9					9					
	a						a					a					
	b						b					b					
	c						c					c					
	d						d					d					

Title P6-Input Data Alteration Program.

104

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	Clear	20				0						0					
1	6	06				1						1					
2	↑	27				2						2					
3	↑	27				3						3					
4	STOP	41				4						4					
5	↑	27				5						5					
6	1	01				6						6					
7	act	60				7						7					
8	6	15				8						8					
9	↑	27				9						9					
a	↑	27				a						a					
b	STOP	41				b						b					
c	↑	27				c						c					
d	FTT	42				d						d					
10	π	56				0						0					
1	↑	27				1						1					
2	STOP	41				2						2					
3	X ₂	30				3						3					
4	↓	25				4						4					
5	X ₂	30				5						5					
6	FTT	42				6						6					
7	4→	40				7						7					
8	RCL	61				8						8					
9	X ₂	50				9						9					
a	2	02				a						a					
b	↑	04				b						b					
c	0	00				c						c					
d	↑	27				d						d					
20	1	01				0						0					
1	6.7	44				1						1					
2	0	00				2						2					
3	7	07				3						3					
4	1	01				4						4					
5	FTT	42				5						5					
6	6.7	44				6						6					
7	END	00				7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
20						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
20						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
20						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
20						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
20						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
20						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8											

Title PB-Null Matrix Formation

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	S	Display			Step	Key	S	Display			Step	Key	S	Display		
			x	y	z				x	y	z				x	y	z
0	Clear	20				10						0					
1	2	02				1						1					
2	2	02				2						2					
3	2	02				3						3					
4	↑	27				4						4					
5	2	02				5						5					
6	1	01				6						6					
7	↑	04				7						7					
8	act	60				8						8					
9	0	00				9						9					
a	↑	27				a						a					
b	↑	15				b						b					
c	FM	42				c						c					
d	X	36				d						d					
10	e	12				0						0					
1	FM	42				1						1					
2	X	36				2						2					
3	↑	27				3						3					
4	2	02				4						4					
5	2	02				5						5					
6	5	05				6						6					
7	24	50				7						7					
8	2	02				8						8					
9	1	01				9						9					
a	1	01				a						a					
b	↑	27				b						b					
c	G.T.	44				c						c					
d	0	00				d						d					
20	8	10				0						0					
1	FM	42				1						1					
2	BD	46				2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
e						e						e					
f						f						f					
g						g						g					
h						h						h					
i						i						i					
j						j						j					
k						k						k					
l						l						l					
m						m						m					
n						n						n					
o						o						o					
p						p						p					
q						q						q					
r						r						r					
s						s						s					
t						t						t					
u						u						u					
v						v						v					
w						w						w					
x						x						x					
y						y						y					
z						z						z					

Title P2-Unity Matrix Formation.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	S	Display			Step	Key	Code	Display			Step	Key	S	Display		
			x	y	z				x	y	z				x	y	z
0	8	10				0						0					
1	FM	42				1						1					
2	GoTo	44				2						2					
3	1	01				3						3					
4	↑	27				4						4					
5	2	02				5						5					
6	1	01				6						6					
7	4	04				7						7					
8	FM	42				8						8					
9	4→	40				9						9					
a	2	02				a						a					
b	2	02				b						b					
c	4	04				c						c					
d	FM	42				d						d					
10	4→	40				0						0					
11	FM	42				1						1					
12	END	46				2						2					
13						3						3					
14						4						4					
15						5						5					
16						6						6					
17						7						7					
18						8						8					
19						9						9					
20						a						a					
21						b						b					
22						c						c					
23						d						d					
24						0						0					
25						1						1					
26						2						2					
27						3						3					
28						4						4					
29						5						5					
30						6						6					
31						7						7					
32						8						8					
33						9						9					
34						a						a					
35						b						b					
36						c						c					
37						d						d					
38						0						0					
39						1						1					
40						2						2					
41						3						3					
42						4						4					
43						5						5					
44						6						6					
45						7						7					
46						8						8					
47						9						9					
48						a						a					
49						b						b					
50						c						c					
51						d						d					
52						0						0					
53						1						1					
54						2						2					
55						3						3					
56						4						4					
57						5						5					
58						6						6					
59						7						7					
60						8						8					
61						9						9					
62						a						a					
63						b						b					
64						c						c					
65						d						d					
66						0						0					
67						1						1					
68						2						2					
69						3						3					
70						4						4					
71						5						5					
72						6						6					
73						7						7					
74						8						8					
75						9						9					
76						a						a					
77						b						b					
78						c						c					
79						d						d					
80						0						0					
81						1						1					
82						2						2					
83						3						3					
84						4						4					
85						5						5					
86						6						6					
87						7						7					
88						8						8					
89						9						9					
90						a						a					
91						b						b					
92						c						c					
93						d						d					
94						0						0					
95						1						1					
96						2						2					
97						3						3					
98						4						4					
99						5						5					
100						6						6					
101						7						7					
102						8						8					
103						9						9					
104						a						a					
105						b						b					
106						c						c					
107						d						d					

Title P11-Series Resistance, R.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	9	11				0						0					
1	FHT	42				1						1					
2	G.T.	44				2						2					
3	4	04				3						3					
4	↑	27				4						4					
5	2	02				5						5					
6	0	03				6						6					
7	8	10				7						7					
8	FHT	42				8						8					
9	-	34				9						9					
a	FHT	42				a						a					
b	π	56				b						b					
c	↑	27				c						c					
d	3	03				d						d					
10	+	32				0						0					
11	↑	25				1						1					
12	FHT	42				2						2					
13	π	56				3						3					
14	↑	27				4						4					
15	2	02				5						5					
16	2	02				6						6					
17	2	02				7						7					
18	FHT	42				8						8					
19	4.	40				9						9					
20	FHT	42				a						a					
21	END	46				b						b					
22						c						c					
23						d						d					
24						0						0					
25						1						1					
26						2						2					
27						3						3					
28						4						4					
29						5						5					
30						6						6					
31						7						7					
32						8						8					
33						9						9					
34						a						a					
35						b						b					
36						c						c					
37						d						d					
38						0						0					
39						1						1					
40						2						2					
41						3						3					
42						4						4					
43						5						5					
44						6						6					
45						7						7					
46						8						8					
47						9						9					
48						a						a					
49						b						b					
50						c						c					
51						d						d					
52						0						0					
53						1						1					
54						2						2					
55						3						3					
56						4						4					
57						5						5					
58						6						6					
59						7						7					
60						8						8					
61						9						9					
62						a						a					
63						b						b					
64						c						c					
65						d						d					
66						0						0					
67						1						1					
68						2						2					
69						3						3					
70						4						4					
71						5						5					
72						6						6					
73						7						7					
74						8						8					
75						9						9					
76						a						a					
77						b						b					
78						c						c					
79						d						d					
80						0						0					
81						1						1					
82						2						2					
83						3						3					
84						4						4					
85						5						5					
86						6						6					
87						7						7					
88						8						8					
89						9						9					
90						a						a					
91						b						b					
92						c						c					
93						d						d					
94						0						0					
95						1						1					
96						2						2					
97						3						3					
98						4						4					
99						5						5					

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	2	02				0						0					
1	3	03				1						1					
2	FMT	42				2						2					
3	G.T.	44				3						3					
4	9	09				4						4					
5	0	00				5						5					
6	FMT	42				6						6					
7	G.T.	44				7						7					
8	FMT	42				8						8					
9	END	46				9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
e						e						e					
f						f						f					
g						g						g					
h						h						h					
i						i						i					
j						j						j					
k						k						k					
l						l						l					
m						m						m					
n						n						n					
o						o						o					
p						p						p					
q						q						q					
r						r						r					
s						s						s					
t						t						t					
u						u						u					
v						v						v					
w						w						w					
x						x						x					
y						y						y					
z						z						z					

THE P14-Series Connected Open-Circuited Transmission Line.

111

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	2	02				0						0					
1	4	04				1						1					
2	FTT	42				2						2					
3	GoTo	44				3						3					
4	9	11				4						4					
5	0	00				5						5					
6	FTT	42				6						6					
7	GoTo	44				7						7					
8	FTT	42				8						8					
9	END	46				9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8											

Title P15-Series Connected Short-Circuited Transmission Line. 112

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Title: P15-Series Connected Shocks																	
Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	2	02				0						0					
1	5	05				1						1					
2	FTT	42				2						2					
3	6.7	44				3						3					
4	9	41				4						4					
5	0	00				5						5					
6	FTT	42				6						6					
7	6.7	44				7						7					
8	FTT	42				8						8					
9	END	46				9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					

Title P21-Parallel Shunt resistance, R_p

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	9	11				10						0					
01	FMT	42				11						1					
02	GoTo	44				12						2					
03	1	01				13						3					
04	↑	27				14						4					
05	4	04				15						5					
06	↑	27				16						6					
07	2	02				17						7					
08	0	00				18						8					
09	8	10				19						9					
1a	FMT	42				2a						a					
1b	-	34				2b						b					
1c	FMT	42				2c						c					
1d	π	56				2d						d					
10	X ²⁴	30				30						0					
11	3	03				31						1					
12	+	33				32						2					
13	↓	25				33						3					
14	FMT	42				34						4					
15	π	56				35						5					
16	÷	35				36						6					
17	2	02				37						7					
18	1	01				38						8					
19	6	06				39						9					
2a	FMT	42				4a						a					
2b	4→	40				4b						b					
2c	FMT	42				4c						c					
2d	END	46				4d						d					
30						50						0					
31						51						1					
32						52						2					
33						53						3					
34						54						4					
35						55						5					
36						56						6					
37						57						7					
38						58						8					
39						59						9					
40						60						a					
41						61						b					
42						62						c					
43						63						d					
44						64						e					
45						65						f					
46						66						0					
47						67						1					
48						68						2					
49						69						3					
50						70						4					
51						71						5					
52						72						6					
53						73						7					
54						74						8					
55						75						9					
56						76						a					
57						77						b					
58						78						c					
59						79						d					
60						80						e					
61						81						f					
62						82						0					
63						83						1					
64						84						2					
65						85						3					
66						86						4					
67						87						5					
68						88						6					
69						89						7					
70						90						8					
71						91						9					
72						92						a					
73						93						b					
74						94						c					
75						95						d					
76						96						e					
77						97						f					
78						98						0					
79						99						1					

Title P22-Shunt Connected Series R-L-C.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	1	01				0						0					
1	2	02				1						1					
2	FMT	42				2						2					
3	GoTo	44				3						3					
4	9	11				4						4					
5	1	01				5						5					
6	FMT	42				6						6					
7	GoTo	44				7						7					
8	FMT	42				8						8					
9	END	46				9						9					
10						10						10					
11						11						11					
12						12						12					
13						13						13					
14						14						14					
15						15						15					
16						16						16					
17						17						17					
18						18						18					
19						19						19					
20						20						20					
21						21						21					
22						22						22					
23						23						23					
24						24						24					
25						25						25					
26						26						26					
27						27						27					
28						28						28					
29						29						29					
30						30						30					
31						31						31					
32						32						32					
33						33						33					
34						34						34					
35						35						35					
36						36						36					
37						37						37					
38						38						38					
39						39						39					
40						40						40					
41						41						41					
42						42						42					
43						43						43					
44						44						44					
45						45						45					
46						46						46					
47						47						47					
48						48						48					
49						49						49					
50						50						50					
51						51						51					
52						52						52					
53						53						53					
54						54						54					
55						55						55					
56						56						56					
57						57						57					
58						58						58					
59						59						59					
60						60						60					
61						61						61					
62						62						62					
63						63						63					
64						64						64					
65						65						65					
66						66						66					
67						67						67					
68						68						68					
69						69						69					
70						70						70					
71						71						71					
72						72						72					
73						73						73					
74						74						74					
75						75						75					
76						76						76					
77						77						77					
78						78						78					
79						79						79					
80						80						80					
81						81						81					
82						82						82					
83						83						83					
84						84						84					
85						85						85					
86						86						86					
87						87						87					
88						88						88					
89						89						89					
90						90						90					
91						91						91					
92						92						92					
93						93						93					
94						94						94					
95						95						95					
96						96						96					
97						97						97					
98						98						98					
99						99						99					
100						100						100					

Storage

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

PACKARD

Title P24-Shunt Connected Open-Circuit																	
Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	2	02				10	2	02				0					
1	5	05				1	1	01				1					
2	FHT	42				2	6	06				2					
3	GoTo	44				3	FHT	42				3					
4	2	02				4	4→	40				4					
5	0	00				5	↓	25				5					
6	8	10				6	2	02				6					
7	FHT	42				7	1	01				7					
8	π	56				8	7	07				8					
9	↑	27				9	FHT	42				9					
a	2	02				a	4→	40				a					
b	+	33				b	FHT	42				b					
c	↓	25				c	END	46				c					
d	FHT	42				d						d					
0	π	56				0						0					
1	X→	23				1						1					
2	d	17				2						2					
3	Chen	20				3						3					
4	2	02				4						4					
5	1	01				5						5					
6	7	07				6						6					
7	FHT	42				7						7					
8	π	56				8						8					
9	↑	27				9						9					
a	2	02				a						a					
b	1	01				b						b					
c	6	06				c						c					
d	FHT	42				d						d					
0	π	56				0						0					
1	Chen	20				1						1					
2	X→	23				2						2					
3	d	17				3						3					
4	↑	27				4						4					
5	1	01				5						5					
6	7	07				6						6					
7	FHT	42				7						7					
8	π	56				8						8					
9	↑	27				9						9					
a	2	02				a						a					
b	1	01				b						b					
c	6	06				c						c					
d	FHT	42				d						d					
0	π	56				0						0					
1	Chen	20				1						1					
2	X→	23				2						2					
3	d	17				3						3					
4	↑	27				4						4					
5	1	01				5						5					
6	7	07				6						6					
7	FHT	42				7						7					
8	π	56				8						8					
9	↑	27				9						9					
a	2	02				a						a					
b	1	01				b						b					
c	6	06				c						c					
d	FHT	42				d						d					
0	π	56				0						0					
1	Chen	20				1						1					
2	X→	23				2						2					
3	d	17				3						3					
4	↑	27				4						4					
5	1	01				5						5					
6	7	07				6						6					
7	FHT	42				7						7					
8	π	56				8						8					
9	↑	27				9						9					
a	2	02				a						a					
b	1	01				b						b					
c	6	06				c						c					
d	FHT	42				d						d					
0	π	56				0						0					
1	Chen	20				1						1					
2	X→	23				2						2					
3	d	17				3						3					
4	↑	27				4						4					
5	1	01				5						5					
6	7	07				6						6					
7	FHT	42				7						7					
8	π	56				8						8					
9	↑	27				9						9					
a	2	02				a						a					
b	1	01				b						b					
c	6	06				c						c					
d	FHT	42				d						d					
0	π	56				0						0					
1	Chen	20				1						1					
2	X→	23				2						2					
3	d	17				3						3					
4	↑	27				4											

Title P90-Program For: $a_{12}=1/a_{21}$, and set $a_{21}=0$.

HEWLETT-PACKARD

Step	Key	Code	Display		
			x	y	z
0	2	02			
1	1	01			
2	7	07			
3	FMT	42			
4	TT	56			
5	↑	27			
6	2	02			

HEWLETT-PACKARD

7	1	01			
8	6	06			
9	FMT	42			
a	TT	56			
b	To Rct	66			
c	x2	30			
d	Q32	32			

HEWLETT-PACKARD

0	↑	27			
1	1	01			
2	Rct↑	22			
3	÷	35			
4	↓	25			
5	To Rct	66			
6	↑	27			
7	2	02			
8	2	02			
9	2	02			
a	FMT	42			
b	4→	40			
c	↓	25			
d	2	02			

HEWLETT-PACKARD

2	2	02			
1	3	03			
2	FMT	42			
3	4→	40			
4	Q20	20			
5	2	02			
6	1	01			
7	6	06			
8	FMT	42			
9	4→	40			
a	2	02			
b	1	01			
c	7	07			
d	2	02			

Step	Key	Code	Display		
			x	y	z
3	4→	40			
1	FMT	42			
2	END	46			
3					
4					
5					
6					

7					
8					
9					
a					
b					
c					
d					

0					
1					
2					
3					
4					
5					
6					
7					
8					
9					
a					
b					
c					
d					

0					
1					
2					
3					
4					
5					
6					
7					
8					
9					
a					
b					
c					
d					

Step	Key	Code	Display		
			x	y	z
0					
1					
2					
3					
4					
5					
6					

7					
8					
9					
a					
b					
c					
d					

0					
1					
2					
3					
4					
5					
6					
7					
8					
9					
a					
b					
c					
d					

0					
1					
2					
3					
4					
5					
6					
7					
8					
9					
a					
b					
c					
d					

This R91-Program For: $a_{21}=1/a_{12}$, and set $a_{12}=0$.

[20] HEWLETT-PACKARD

[20] HEWLETT-PACKARD

[20] HEWLETT-PACKARD

[20] HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	2	02				30	4→	40				0					
1	2	02				1	FRT	42				1					
2	3	03				2	END	46				2					
3	FRT	42				3						3					
4	π	54				4						4					
5	↑	27				5						5					
6	2	02				6						6					
7	2	02				7						7					
8	2	02				8						8					
9	FRT	42				9						9					
a	π	56				a						a					
b	Toflar	42				b						b					
c	x↔y	30				c						c					
d	Quadr	32				d						d					
10	↑	27				0						0					
1	1	01				1						1					
2	Relt	22				2						2					
3	÷	35				3						3					
4	↓	25				4						4					
5	ToRelt	66				5						5					
6	↑	27				6						6					
7	2	02				7						7					
8	1	01				8						8					
9	6	06				9						9					
a	FRT	42				a						a					
b	4→	40				b						b					
c	↓	25				c						c					
d	2	02				d						d					
20	1	01				0						0					
1	7	07				1						1					
2	FRT	42				2						2					
3	4→	40				3						3					
4	Quadr	30				4						4					
5	2	02				5						5					
6	2	02				6						6					
7	2	02				7						7					
8	FRT	42				8						8					
9	4→	40				9						9					
a	1	01				a						a					
b	2	02				b						b					
c	3	03				c						c					
d	FRT	42				d						d					

Title P36-Continue.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	÷	35				0						0					
1	÷	35				1						1					
2	2	02				2						2					
3	1	01				3						3					
4	6	06				4						4					
5	FTT	42				5						5					
6	4→	40				6						6					
7	c	16				7						7					
8	SWX	70				8						8					
9	↑	27				9						9					
a	e	12				a						a					
b	hypo	67				b						b					
c	cosX	73				c						c					
d	X	36				d						d					
90	6	15				0						0					
1	X	36				1						1					
2	2	02				2						2					
3	2	02				3						3					
4	3	03				4						4					
5	FTT	42				5						5					
6	4→	40				6						6					
7	4	15				7						7					
8	÷	35				8						8					
9	÷	35				9						9					
a	2	02				a						a					
b	1	01				b						b					
c	7	07				c						c					
d	FTT	42				d						d					
0	4→	40				0						0					
1	FTT	42				1						1					
2	END	46				2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					

Title P37-Cascaded Connected Transformer.

Step	Key	Code	Display		
			x	y	z
0	8	16		-	.
1	FMT	42			
2	G _o T _o	44			
3	4	04			
4	↑	27			
5	2	02			
6	0	00			
7	8	10			
8	FMT	42			
9	-	34			
a	FMT	42			
b	π	56			
c	↑	27			
d	3	03			
20	+↓	33			
1	↓	25			
2	FMT	42			
3	π	56			
4	↑	27			
5	1	01			
6	X ²⁴	30			
7	÷	35			
8	↑	27			
9	2	02			
a	2	02			
b	4	04			
c	FMT	42			
d	→	40			
20	↓	25			
1	2	02			
2	1	01			
3	4	04			
4	FMT	42			
5	Y-	10			

Title P38-Cascade Connected Inverter.

[02] HEWLETT-PACKARD

[02] HEWLETT-PACKARD

[02] HEWLETT-PACKARD

[02] HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	8	10				0						0					
1	FHT	42				1						1					
2	GoTo	44				2						2					
3	4	02				3						3					
4	↑	27				4						4					
5	2	02				5						5					
6	0	00				6						6					
7	8	16				7						7					
8	FHT	42				8						8					
9	-	34				9						9					
a	FHT	42				a						a					
b	π	56				b						b					
c	↑	27				c						c					
d	3	03				d						d					
10	+	33				0						0					
1	↓	25				1						1					
2	FHT	42				2						2					
3	π	56				3						3					
4	↑	27				4						4					
5	L	01				5						5					
6	Ky	30				6						6					
7	÷	35				7						7					
8	↑	27				8						8					
9	2	02				9						9					
a	2	02				a						a					
b	2	02				b						b					
c	FHT	42				c						c					
d	4→	40				d						d					
10	↓	25				0						Storage					
1	2	02				1						1					
2	1	01				2						2					
3	6	06				3						3					
4	FHT	42				4						4					
5	4→	40				5						5					
6	FHT	42				6						6					
7	00	00				7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
10						10						10					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
10						10						10					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	2	02				0						0					
1	1	01				1						1					
2	6	06				2						2					
3	FTT	42				3						3					
4	4→	40				4						4					
5	↓	25				5						5					
6	2	02				6						6					
7	1	01				7						7					
8	7	07				8						8					
9	FTT	42				9						9					
a	4→	40				a						a					
b	FTT	42				b						b					
c	END	46				c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					

Title P33-Cascaded Circuit Block, Scattering Parameters Characterization

126

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	4	04				30	act	60				60	↑	27			
01	f	27				01	e	12				01	1	01			
02	2	02				02	↑	27				02	8	10			
03	0	00				03	FIT	42				03	0	00			
04	8	10				04	π	56				04	act	60			
05	FIT	42				05	x→	23				05	e	12			
06	-	34				06	b	14				06	FIT	42			
07	FIT	42				07	8	10				07	π	56			
08	π	56				08	-	34				08	↑	27			
09	↑	27				09	↓	25				09	↓	15			
0a	2	02				0a	FIT	42				0a	÷	35			
0b	+	33				0b	π	56				0b	π	56			
0c	1	01				0c	x→	23				0c	X	36			
0d	X	30				0d	a	13				0d	e	12			
10	+	33				10	9	11				70	FIT	42			
11	FIT	42				11	5	05				11	9→	40			
12	π	56				12	FIT	42				12	↑	27			
13	X	30				13	Goto	44				13	2	02			
14	FIT	42				14	a	13				14	3	03			
15	π	56				15	↑	27				15	3	03			
16	x→	23				16	f	15				16	4	04			
17	c	16				17	FIT	42				17	8	10			
18	y→	40				18	y→	40				18	1	01			
19	d	17				19	f	15				19	2	02			
1a	Clear	20				1a	↑	27				1a	↑	27			
1b	1	01				1b	2	02				1b	0	00			
1c	9	11				1c	3	03				1c	6	06			
1d	2	02				1d	3	03				1d	6	06			
20	↑	27				50	4	04				Storage					
21	2	02				51	5	05				F					
22	0	00				52	A	13				E					
23	9	11				53	1	01				d					
24	FIT	42				54	↑	27				E					
25	π	56				55	2	02				d					
26	↑	27				56	act	60				d					
27	4	04				57	6	06				d					
28	X	30				58	3	03				d					
29	1	01				59	1	01				d					
30	-	34				60	Clear	20				d					
31	2	02				61	0	00				d					
32	2	02				62	2	02				d					
33	0	00				63	↑	27				d					
34	0	00				64	↑	27				d					

Title P33-Continue.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	4	04				0						0					
1	9	11				1						1					
2	4	04				2						2					
3	FTT	42				3						3					
4	GoTo	44				4						4					
5	FTT	42				5						5					
6	END	46				6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c																	

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display		
			x	y	z
0	-	34			
1	7	07			
2	x←	67			
3	-	34			
4	2	12			
5	x→	23			
6	-	34			
7	6	06			
8	9	11			
9	2	02			
a	FHT	42			
b	GoTo	44			
c	42	24			
d	-	34			
90	5	05			
1	2	02			
2	1	01			
3	4	04			
4	FHT	42			
5	4→	40			
6	42	24			
7	-	34			
8	4	04			
9	2	02			
a	1	01			
b	5	05			
c	FHT	42			
d	4→	40			
0	x←	67			
1	-	34			
2	6	06			
3	x→	23			
4	-	34			
5	9	11			
6	x←	67			
7	-	34			
8	2	02			
9	x→	23			
a	-	34			
b	8	10			
c	9	11			
d	5	05			

Step	Key	Code	Display		
			x	y	z
0	FHT	42			
1	GoTo	44			
2	42	24			
3	-	34			
4	4	04			
5	x←	67			
6	-	34			
7	5	05			
8	To Pul	62			
9	↑	27			
a	5	05			
b	0	00			
c	X	36			
d	X	36			
c0	↓	25			
1	To Pul	62			
2	↑	27			
3	2	02			
4	2	02			
5	2	02			
6	FHT	42			
7	4→	40			
8	↓	25			
9	2	02			
a	2	02			
b	3	03			
c	FHT	42			
d	4→	40			
0	x←	67			
1	-	34			
2	d	17			
3	x→	23			
4	-	34			
5	7	07			
6	GoTo	44			
7	-	34			
8	6	06			
9	6	06			
a	CONT	47			
b	CONT	47			
c	CONT	47			
d	CONT	47			

Step	Key	Code	Display		
			x	y	z
0	x←	67			
1	-	34			
2	6	06			
3	x→	23			
4	-	34			
5	6	06			
6	9	11			
7	2	02			
8	FHT	42			
9	GoTo	44			
a	42	24			
b	-	34			
c	5	05			
d	2	02			
10	2	02			
1	4	04			
2	FHT	42			
3	4→	40			
4	42	24			
5	-	34			
6	4	04			
7	2	02			
8	2	02			
9	5	05			
a	FHT	42			
b	4→	40			
c	FHT	42			
d	END	46			
Storage					
f					
e					
d					
c					
b					
a					
9					
8					
7					
6					
5					
4					
3					
2					
1					
0					

Title P95-Interpolation Program For Scattering Parameters Data. 132

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	b	14				0						0					
1	↑	27				1						1					
2	a	13				2						2					
3	-	34				3						3					
4	c	16				4						4					
5	↑	27				5						5					
6	d	17				6						6					
7	-	34				7						7					
8	↓	25				8						8					
9	÷	35				9						9					
a	4→	40				a						a					
b	a	13				b						b					
c	b	14				c						c					
d	↑	27				d						d					
0	a	13				0						0					
1	↑	27				1						1					
2	c	16				2						2					
3	X	36				3						3					
4	↓	25				4						4					
5	-	34				5						5					
6	4→	40				6						6					
7	b	14				7						7					
8	2	02				8						8					
9	4	04				9						9					
a	7	07				a						a					
b	FTT	42				b						b					
c	TT	56				c						c					
d	↑	27				d						d					
0	a	13				0						Storage					
1	X	36				1						f					
2	b	14				2						e					
3	+	33				3						d					
4	4→	40				4						c					
5	0	13				5						b					
6	FTT	42				6						a					
7	FTT	42				7						9					
8						8						8					
9						9						7					
a						a						6					
b						b						5					
c						c						4					
d						d						3					
												2					
												1					
												0					

Title #42-Computation Of Output Impedance With Input Terminated By R_{in}

HEWLETT-PACKARD
HEWLETT-PACKARD
HEWLETT-PACKARD
HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	Clear	20				30	2	02				60	4→	40			
1	2	02				1	2	02				1	↓	25			
2	2	02				2	7	07				2	2	02			
3	9	11				3	FMT	42				3	3	03			
4	FMT	42				4	π	56				4	5	05			
5	π	56				5	↑	27				5	FMT	42			
6	↑	27				6	a	13				6	4→	40			
7	2	02				7	÷	35				7	FMT	42			
8	0	00				8	2	02				8	END	46			
9	.5	05				9	2	02				9					
a	FMT	42				a	6	06				a					
b	π	56				b	FMT	42				b					
c	x→	23				c	π	56				c					
d	a	13				d	↑	27				d					
10	÷	35				40	a	13				0					
1	2	02				1	÷	35				1					
2	2	02				2	2	02				2					
3	8	10				3	3	03				3					
4	FMT	42				4	0	00				4					
5	π	56				5	FMT	42				5					
6	↑	27				6	π	56				6					
7	a	13				7	+	33				7					
8	÷	35				8	2	02				8					
9	↓	25				9	3	03				9					
a	acc+	60				a	1	01				a					
b	2	02				b	FMT	42				b					
c	3	03				c	π	56				c					
d	3	03				d	RdM	22				d					
20	FMT	42				50	+	33									
1	π	56				1	↓	25									
2	↑	27				2	x2	30									
3	2	02				3	TdM	62									
4	3	03				4	RdX	65									
5	2	02				5	acc-	63									
6	FMT	42				6	RdL	64									
7	π	56				7	a	13									
8	acc+	60				8	TdM	66									
9	RdL	61				9	↑	27									
a	acc-	63				a	a	13									
b	TdM	62				b	2	02									
c	RdX	65				c	↑	27									
d	acc+	60				d	FMT	42									

Storage

THE HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	1	01				10						0					
01	4	04				11						1					
02	FMT	42				12						2					
03	G ₀ T ₀	44				13						3					
04	2	02				14						4					
05	3	03				15						5					
06	7	07				16						6					
07	FMT	42				17						7					
08	TT	56				18						8					
09	↑	27				19						9					
0a	2	02				1a						a					
0b	3	03				1b						b					
0c	6	06				1c						c					
0d	FMT	42				1d						d					
10	TT	56				20						0					
11	T ₀ P ₀ L ₀	62				21						1					
12	Roll	31				22						2					
13	↓	25				23						3					
14	1	01				24						4					
15	+	33				25						5					
16	Roll	22				26						6					
17	-	34				27						7					
18	↓	25				28						8					
19	÷	35				29						9					
1a	2	02				1a						a					
1b	3	03				1b						b					
1c	6	06				1c						c					
1d	FMT	42				1d						d					
20	4→	40				20											
21	Clear	20				21											
22	1	02				22						F					
23	3	03				23						E					
24	7	07				24						C					
25	FMT	42				25						b					
26	4→	40				26						E					
27	FMT	42				27						0					
28	END	46				28						8					
29						29						6					
2a						2a						5					
2b						2b						4					
2c						2c						0					
2d						2d						2					
2e						2e						1					
2f						2f						0					

BENJAMIN FRANKLIN

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	Clear	20				30	↑	27				0					
1	2	02				1	2	02				1					
2	3	03				2	3	03				2					
3	5	05				3	6	06				3					
4	FTT	42				4	FTT	42				4					
5	π	56				5	4→	40				5					
6	X→	23				6	↓	25				6					
7	d	17				7	2	02				7					
8	↑	27				8	3	03				8					
9	2	02				9	7	07				9					
a	3	03				a	FTT	42				a					
b	4	04				b	4→	40				b					
c	FTT	42				c	FTT	42				c					
d	π	56				d	End	46				d					
10	X→	23				0						0					
1	c	16				1						1					
2	↑	27				2						2					
3	2	02				3						3					
4	0	00				4						4					
5	5	05				5						5					
6	FTT	42				6						6					
7	π	56				7						7					
8	X→	23				8						8					
9	b	14				9						9					
a	-	34				a						a					
b	↓	25				b						b					
c	TRK	62				c						c					
d	Inv	65				d						d					
20	acc	60				0											
1	d	17				1											
2	↑	27				2											
3	c	16				3											
4	↑	27				4											
5	b	14				5											
6	+	33				6											
7	↓	25				7											
8	TRK	62				8											
9	Inv	65				9											
0	acc	60				0											
1	d	17				1											
2	↑	27				2											
3	c	16				3											
4	↑	27				4											
5	b	14				5											
6	+	33				6											
7	↓	25				7											
8	TRK	62				8											
9	Inv	65				9											
0	acc	60				0											
1	d	17				1											
2	↑	27				2											
3	c	16				3											
4	↑	27				4											
5	b	14				5											
6	+	33				6											
7	↓	25				7											
8	TRK	62				8											
9	Inv	65				9											
0	acc	60				0											
1	d	17				1											
2	↑	27				2											
3	c	16				3											
4	↑	27				4											
5	b	14				5											
6	+	33				6											
7	↓	25				7											
8	TRK	62				8											
9	Inv	65				9											
0	acc	60				0											
1	d	17				1											
2	↑	27				2											
3	c	16				3											
4	↑	27				4											
5	b	14				5											
6	+	33				6											
7	↓	25				7											
8	TRK	62				8											
9	Inv	65				9											
0	acc	60				0											
1	d	17				1											
2	↑	27				2											
3	c	16				3											
4	↑	27				4											
5	b	14				5											
6	+	33				6											
7	↓	25				7											
8	TRK	62				8											
9	Inv	65				9											
0	acc	60				0											
1	d	17				1											
2	↑	27				2											
3	c	16				3											
4	↑	27				4											
5	b	14				5											
6	+	33				6											
7	↓	25				7											
8	TRK	62				8											
9	Inv	65				9											
0	acc	60				0											
1	d	17				1											
2	↑	27				2											
3	c	16				3											
4	↑	27				4											
5	b	14				5											
6	+	33				6											
7	↓	25				7											
8	TRK	62				8											
9	Inv	65				9											
0	acc	60				0											
1	d	17				1											
2	↑	27				2											
3	c	16				3											
4	↑	27				4											
5	b	14				5											
6	+	33				6											
7	↓	25				7											
8	TRK	62				8											
9	Inv	65				9											
0	acc	60				0											
1	d	17				1											
2	↑	27				2											
3	c	16				3											
4	↑	27				4											
5	b	14				5											
6	+	33				6											
7	↓	25				7											
8	TRK	62				8											
9	Inv	65				9											
0	acc	60				0											
1	d	17				1											
2	↑	27				2											
3	c	16				3											
4	↑	27				4											
5	b	14				5											
6	+	33				6											
7	↓	25				7											
8	TRK	62				8											
9	Inv	65				9											
0	acc	60				0											
1	d	17				1											
2	↑	27				2											
3	c	16				3											
4	↑	27				4									</		

Title P46-Sub-routine For Overall Chain Matrix Printout.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	Clear	20				3	3	03				0					
1	2	02				1	1	01				1					
2	4	04				2	FTT	42				2					
3	7	07				3	π	56				3					
4	FTT	42				4	↑	27				4					
5	π	56				5	2	02				5					
6	Key	30				6	3	03				6					
7	Print	45				7	0	00				7					
8	1	01				8	FTT	42				8					
9	1	01				9	π	56				9					
a	↑	27				a	Print	45				a					
b	2	02				b	2	02				b					
c	2	02				c	2	02				c					
d	7	07				d	↑	27				d					
10	FTT	42				40	2	02				0					
1	π	56				1	3	03				1					
2	↑	27				2	3	03				2					
3	2	02				3	FTT	42				3					
4	2	02				4	π	56				4					
5	6	06				5	↑	27				5					
6	FTT	42				6	2	02				6					
7	π	56				7	3	03				7					
8	Print	45				8	2	02				8					
9	1	01				9	FTT	42				9					
a	2	02				a	π	56				a					
b	↑	27				b	Print	45				b					
c	2	02				c	FTT	42				c					
d	2	02				d	END	46				d					
20	9	11				0											
1	FTT	42				1											
2	π	56				2											
3	↑	27				3											
4	2	02				4											
5	2	02				5											
6	8	10				6											
7	FTT	42				7											
8	π	56				8											
9	Print	45				9											
a	2	02				a											
b	1	01				b											
c	↑	27				c											
d	2	02				d											

Storage

THE P51-Sub-routine For Printing Input Or Output Impedance.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	2	02				10						0					
1	4	04				11						1					
2	7	07				12						2					
3	FHT	42				13						3					
4	T	56				14						4					
5	↑	27				15						5					
6	2	02				16						6					
7	3	03				17						7					
8	5	05				18						8					
9	FHT	42				19						9					
a	T	56				2a						a					
b	↑	27				2b						b					
c	2	02				2c						c					
d	3	03				2d						d					
10	4	04				0						0					
11	FHT	42				1						1					
12	T	56				2						2					
13	Print	45				3						3					
14	FHT	42				4						4					
15	END	46				5						5					
16						6						6					
17						7						7					
18						8						8					
19						9						9					
2a						2a						2a					
2b						2b						2b					
2c						2c						2c					
2d						2d						2d					
0						0						0					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
10						10						10					
11						11						11					
12						12						12					
13						13						13					
14						14						14					
15						15						15					
16						16						16					
17						17						17					
18						18						18					
19						19						19					
20						20						20					
21						21						21					
22						22						22					
23						23						23					
24						24						24					
25						25						25					
26						26						26					
27						27						27					
28						28						28					
29						29						29					
30						30						30					
31						31						31					
32						32						32					
33						33						33					
34						34						34					
35						35						35					
36						36						36					
37						37						37					
38						38						38					
39						39						39					
40						40						40					
41						41						41					
42						42						42					
43						43						43					
44						44						44					
45						45						45					
46						46						46					
47						47						47					
48						48						48					
49						49						49					
50						50						50					
51						51						51					
52						52						52					
53						53						53					
54						54						54					
55						55						55					
56						56						56					
57						57						57					
58						58						58					
59						59						59					
60						60						60					
61						61						61					
62						62						62					
63						63						63					
64						64						64					
65						65						65					
66						66						66					
67						67						67					
68						68						68					
69						69						69					
70						70						70					
71						71						71					
72						72						72					
73						73						73					
74						74						74					
75						75						75					
76						76						76					
77						77						77					
78						78						78					
79						79						79					
80						80						80					
81						81						81					
82						82						82					
83						83						83					
84						84						84					
85						85						85					
86						86						86					
87						87						87					
88						88						88					
89						89						89					
90						90						90					
91						91						91					
92						92						92					
93						93						93					
94						94						94					
95						95						95					
96						96						96					
97						97						97					
98						98						98					
99						99						99					
100						100						100					

Storage

Title P52-Sub-routine For Printing Frequency Response Data.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	2	02				10						0					
1	4	04				1						1					
2	7	07				2						2					
3	FMT	42				3						3					
4	π	56				4						4					
5	\uparrow	27				5						5					
6	2	02				6						6					
7	3	03				7						7					
8	7	07				8						8					
9	FMT	42				9						9					
a	π	56				a						a					
b	\uparrow	27				b						b					
c	2	02				c						c					
d	3	03				d						d					
10	6	06				0						0					
1	FMT	42				1						1					
2	π	56				2						2					
3	Print	45				3						3					
4	FMT	42				4						4					
5	END	46				5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						Storage					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					

Title P54-Sub-routine For Frequency Response Plot On Linear Scale. T42

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	2	02				10	5	05				0					
1	4	04				1	0	00				1					
2	7	07				2	0	00				2					
3	FT	42				3	X	36				3					
4	π	56				4	a	13				4					
5	↑	27				5	FT	42				5					
6	↓	01				6	↓	25				6					
7	9	11				7	FT	42				7					
8	9	11				8	END	46				8					
9	FT	42				9						9					
a	π	56				a						a					
b	-	34				b						b					
c	2	02				c						c					
d	0	00				d						d					
0	0	00				0						0					
1	FT	42				1						1					
2	π	56				2						2					
3	÷	35				3						3					
4	5	05				4						4					
5	0	00				5						5					
6	0	00				6						6					
7	X	36				7						7					
8	→	40				8						8					
9	a	12				9						9					
a	2	02				a						a					
b	3	03				b						b					
c	6	06				c						c					
d	FT	42				d						d					
0	π	56				0						Storage					
1	↑	27				1											
2	2	02				2											
3	0	00				3											
4	1	01				4											
5	FT	42				5											
6	π	56				6											
7	-	34				7											
8	2	02				8											
9	0	00				9											
a	2	02				a											
b	FT	42				b											
c	π	56				c											
d	÷	35				d											

APPENDIX II

TIME DOMAIN CIRCUIT ANALYSIS PROGRAM

PROGRAMMING STEPS

Title PO-Time Domain Circuit Analysis Input Program.

144

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	Clear	20				30	Roll	31				60	↓	25			
01	1	01				31	FMT	42				61	2	02			
02	↑	27				32	Y→	40				62	4	04			
03	1	01				33	Roll	31				63	4	04			
04	0	00				34	3	03				64	FMT	42			
05	9	11				35	x1y	50				65	Y→	40			
06	acc+	60				36	4	04				66	END	46			
07	1	01				37	1	01				67					
08	STOP	41				38	1	01				68					
09	↑	27				39	+	33				69					
10	2	02				40	Y→	40				70					
11	4	04				41	d	17				71					
12	1	01				42	GoTo	44				72					
13	FMT	42				43	2	02				73					
14	Y→	40				44	3	03				74					
15	1	01				45	RCL	61				75					
16	x→	23				46	2	02				76					
17	d	17				47	4	04				77					
18	2	12				48	7	07				78					
19	↑	27				49	FMT	42				79					
20	↑	27				50	π	56				80					
21	STOP	41				51	x1y	50				81					
22	1	01				52	5	05				82					
23	0	00				53	4	04				83					
24	X	36				54	1	01				84					
25	↓	25				55	↑	27				85					
26	+	33				56	4	04				86					
27	↑	15				57	Com	32				87					
28	FMT	42				58	acc+	60				88					
29	Y→	40				59	GoTo	44				89					
30	RCL	61				60	1	01				90					
31	FMT	42				61	1	01				91					
32	π	56				62	Clear	20				92					
33	↑	27				63	2	02				93					
34	d	17				64	↑	27				94					
35	STOP	41				65	STOP	41				95					
36	1	01				66	↑	27				96					
37	↑	27				67	2	02				97					
38	↑	15				68	4	04				98					
39	↑	27				69	5	05				99					
40	↑	27				70	FMT	42				00					
41	↑	27				71	Y→	40				01					

Title P1-Time Domain Circuit Analysis Initialization Program.

HEWLETT-PACKARD																	
Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	Clear	20				30	7	07				60	4	04			
01	1	01				31	0	00				61	7	07			
02	1	01				32	FMT	42				62	FMT	42			
03	1	01				33	4→	40				63	π	56			
04	FMT	42				34	1	01				64	↑	27			
05	X	36				35	8	10				65	1	01			
06	↑	27				36	0	00				66	1	01			
07	1	01				37	FMT	42				67	3	03			
08	8	10				38	4→	40				68	↑	27			
09	9	11				39	2	02				69	2	02			
0a	x→y	50				4a	↑	04				7a	↑	04			
0b	1	01				4b	4	04				7b	6	06			
0c	5	05				4c	FMT	42				7c	FMT	42			
0d	1	01				4d	π	56				7d	π	56			
10	+	33				40	↑	27				70	-	34			
11	↓	25				41	1	01				71	4	04			
12	GoTo	44				42	3	03				72	÷	35			
13	0	00				43	0	00				73	↓	25			
14	4	04				44	FMT	42				74	Pause	57			
15	1	01				45	4→	40				75	Pause	57			
16	↑	27				46	1	01				76	x→y	50			
17	1	01				47	0	00				77	8	10			
18	1	01				48	9	11				78	5	05			
19	0	00				49	↑	27				79	↑	04			
1a	FMT	42				4a	2	02				7a	↑	27			
1b	4→	40				4b	4	04				7b	2	02			
1c	1	01				4c	6	06				7c	4	04			
1d	2	02				4d	FMT	42				7d	6	06			
20	0	00				50	4→	40				Storage					
21	FMT	42				51	2	02				F					
22	4→	40				52	4	04				E					
23	1	01				53	6	06				D					
24	4	04				54	FMT	42				C					
25	0	00				55	π	56				B					
26	FMT	42				56	FMT	42				A					
27	4→	40				57	π	56				9					
28	1	01				58	FMT	42				8					
29	6	06				59	6	06				7					
2a	0	00				5a	2	02				6					
2b	FMT	42				5b	FMT	42				5					
2c	4→	40				5c	4	04				4					
2d	1	01				5d	2	02				3					
						5e	6	06				2					
						5f	2	02				1					
						5g						0					

Title P2-Polynomial Matrix Multiplication.

HEWLETT-PACKARD																	
Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	2	02				30	FMT	42				0					
01	4	04				1	GoTo	44				1					
02	6	06				2	GoTo	44				2					
03	FMT	42				3	5	05				3					
04	π	56				4	7	07				4					
05	FMT	42				5	1	01				5					
06	π	56				6	1	01				6					
07	\uparrow	27				7	0	00				7					
08	2	02				8	X \rightarrow	23				8					
09	0	00				9	-	34				9					
0a	X \rightarrow y	30				a	9	11				a					
0b	X \rightarrow y	52				b	1	01				b					
0c	3	03				c	3	03				c					
0d	5	05				d	0	00				d					
10	1	01				40	X \rightarrow	23				0					
11	3	03				1	-	34				1					
12	0	00				2	8	10				2					
13	X \rightarrow	23				3	3	03				3					
14	-	34				4	FMT	42				4					
15	9	11				5	GoTo	44				5					
16	1	01				6	1	01				6					
17	1	01				7	5	05				7					
18	0	00				8	0	00				8					
19	X \rightarrow	23				9	X \rightarrow	43				9					
1a	-	34				a	-	34				a					
1b	8	10				b	9	11				b					
1c	3	03				c	1	01				c					
1d	FMT	42				d	7	07				d					
20	GoTo	44				50	0	00				Storage					
21	1	01				1	X \rightarrow	23				F					
22	7	07				2	-	34				E					
23	0	00				3	8	10				d					
24	X \rightarrow	23				4	3	03				c					
25	-	34				5	FMT	42				b					
26	9	11				6	GoTo	44				a					
27	1	01				7	FMT	42				9					
28	5	05				8	END	46				8					
29	0	00				9						7					
2a	X \rightarrow	23				a						6					
2b	-	34				b						5					
2c	8	10				c						4					
2d	3	03				d						3					
												2					
												1					
												0					

Title P3-Polynomial Functions Manipulation For P2.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	X←	67				30	FMT	42	-			60	9	11			
1	-	34				1	GoTo	44				1	1	01			
2	9	11				2	X←	67				2	FMT	42			
3	X→	23				3	-	34				3	GoTo	44			
4	-	34				4	8	10				4	X←	67			
5	e	12				5	↑	27				5	-	34			
6	2	02				6	1	01				6	9	11			
7	1	01				7	0	00				7	↑	27			
8	0	00				8	+	33				8	1	01			
9	X→	23				9	Y→	40				9	0	00			
a	-	34				a	-	34				a	+	33			
b	6	15				b	e	12				b	Y→	40			
c	9	11				c	2	02				c	-	34			
d	X→	23				d	2	02				d	e	12			
10	-	34				40	0	00				70	2	02			
1	d	17				1	X→	23				1	1	01			
2	9	11				2	-	34				2	0	00			
3	1	01				3	↑	15				3	X→	23			
4	FMT	42				4	9	11				4	-	34			
5	GoTo	44				5	X→	23				5	6	15			
6	1	01				6	-	34				6	9	11			
7	9	11				7	d	17				7	1	01			
8	4	04				8	9	11				8	FMT	42			
9	X→	23				9	1	01				9	GoTo	44			
a	-	34				a	FMT	42				a	1	01			
b	e	12				b	GoTo	44				b	9	11			
c	2	02				c	9	11				c	7	07			
d	2	02				d	0	00				d	X→	23			
20	0	00				50	FMT	42				Storage					
1	X→	23				1	GoTo	44				f					
2	-	34				2	2	02				e					
3	↑	15				3	3	03				d					
4	2	02				4	0	00				c					
5	X→	23				5	X→	23				b					
6	-	34				6	-	34				5					
7	d	17				7	e	12				0					
8	9	11				8	2	02				8					
9	1	01				9	0	00				7					
a	FMT	42				a	0	00				6					
b	GoTo	44				b	X→	23				5					
c	9	11				c	-	34				4					
d	0	00				d	6	15				3					

Title P3-Continue.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
80	0	-	34			80	FMT	42				0					
	1	e	12				1	GoTo	44			1					
	2	2	02				2	2	02			2					
	3	2	02				3	1	01			3					
	4	0	00				4	0	00			4					
	5	x→	23				5	x→	23			5					
	6	-	34				6	-	34			6					
	7	f	15				7	e	12			7					
	8	2	02				8	x←	67			8					
	9	x→	23				9	-	34			9					
	a	-	34				a	8	10			a					
	b	d	17				b	↑	27			b					
	c	9	11				c	1	01			c					
	d	1	01				d	0	00			d					
90	FMT	42				90	+	33				0					
	1	GoTo	44				1	y→	40			1					
	2	9	11				2	-	34			2					
	3	0	00				3	f	15			3					
	4	FMT	42				4	9	11			4					
	5	GoTo	44				5	1	01			5					
	6	x←	67				6	FMT	42			6					
	7	-	34				7	GoTo	44			7					
	8	8	10				8	9	11			8					
	9	↑	27				9	0	00			9					
	a	1	01				a	FMT	42			a					
	b	0	00				b	GoTo	44			b					
	c	+	33				c	x←	67			c					
	d	y→	40				d	-	34			d					
a	0	-	34			a	8	10				Storage					
	1	e	12				1	↑	27			f					
	2	2	02				2	1	01			e					
	3	2	02				3	0	00			d					
	4	0	00				4	+	33			c					
	5	x→	23				5	y→	40			b					
	6	-	34				6	-	34			a					
	7	f	15				7	e	12			9					
	8	9	11				8	4	04			8					
	9	x→	23				9	FMT	42			7					
	a	-	34				a	GoTo	44			6					
	b	d	17				b	FMT	42			5					
	c	9	11				c	END	46			4					
	d	1	01				d					3					
												2					
												1					
												0					

Title P4-Continuation Of P3.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	2	02				30	9	11				60	FMT	42			
1	2	02				1	1	01				1	GoTo	44			
2	0	00				2	FMT	42				2	X←	67			
3	X→	23				3	GoTo	44				3	-	34			
4	-	34				4	9	11				4	8	10			
5	f	15				5	0	00				5	X→	23			
6	9	11				6	FMT	42				6	-	34			
7	1	01				7	GoTo	44				7	7	07			
8	FMT	42				8	2	02				8	9	11			
9	GoTo	44				9	0	00				9	4	04			
a	2	02				a	0	00				a	FMT	42			
b	1	01				b	X→	23				b	GoTo	44			
c	0	00				c	-	34				c	FMT	42			
d	X→	23				d	2	12				d	END	46			
10	-	34				40	2	02				0					
11	2	12				1	2	02				1					
12	X←	67				2	0	00				2					
13	-	34				3	X→	23				3					
14	8	10				4	-	34				4					
15	f	15				5	f	15				5					
16	1	01				6	9	11				6					
17	0	00				7	1	01				7					
18	+	33				8	FMT	42				8					
19	Y→	40				9	GoTo	44				9					
a	-	34				a	9	11				a					
b	f	15				b	3	03				b					
c	9	11				c	FMT	42				c					
d	1	01				d	GoTo	44				d					
20	FMT	42				50	2	02				Storage					
1	GoTo	44				1	3	03				f					
2	X←	67				2	0	00				e					
3	-	34				3	X→	23				d					
4	8	10				4	-	34				c					
5	X→	23				5	2	12				b					
6	-	34				6	X←	67				a					
7	2	12				7	-	34				9					
8	2	02				8	8	10				8					
9	1	01				9	X→	23				7					
a	0	00				a	-	34				6					
b	X→	23				b	f	15				5					
c	-	34				c	9	11				4					
d	f	15				d	1	01				3					
												2					
												1					
												0					

Title P90-Polynomial Multiplication.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	Clear	20				30	↑	27				60	1	01			
1	2	02				1	RCL	61				1	8	10			
2	3	03				2	+	33				2	2	02			
3	0	00				3	9	11				3	3	03			
4	acc+	60				4	.	21				4	0	00			
5	↑	15				5	1	01				5	x→	23			
6	FMT	42				6	x ₂ y	52				6	-	34			
7	X	36				7	4	04				7	2	12			
8	↑	27				8	2	02				8	2	02			
9	2	02				9	2	02				9	1	01			
a	3	03				a	3	03				a	0	00			
b	9	11				b	0	00				b	x→	23			
c	x ₂ y	50				c	+	33				c	-	34			
d	1	01				d	↑	25				d	↑	15			
10	7	07				40	FMT	42				70	9	11			
1	0	00				1	+	33				1	x→	23			
2	↑	27				2	↑	15				2	-	34			
3	1	01				3	↑	27				3	d	17			
4	GoTo	44				4	9	11				4	9	11			
5	0	00				5	x ₂ y	50				5	1	01			
6	4	04				6	5	05				6	FMT	42			
7	Clear	20				7	1	01				7	GoTo	44			
8	2	02				8	0	00				8	FMT	42			
9	1	01				9	↑	27				9	END	46			
a	0	00				a	1	01				a					
b	↑	27				b	acc+	60				b					
c	e	12				c	GoTo	44				c					
d	+	33				d	1	01				d					
20	↓	25				50	8	10				Storage					
1	FMT	42				1	e	12				f					
2	π	56				2	↑	27				e					
3	↑	27				3	9	11				d					
4	2	02				4	x ₂ y	50				c					
5	2	02				5	6	06				b					
6	0	00				6	2	02				a					
7	↑	27				7	1	01				9					
8	6	15				8	↑	27				8					
9	+	33				9	0	00				7					
a	↓	25				a	x→	23				6					
b	FMT	42				b	↑	15				5					
c	π	56				c	acc+	60				4					
d	X	36				d	GoTo	44				3					
												2					
												1					
												0					

Title P91-Data Transfer Program.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	clear	20				3	0	00				0					
1	x←	67				1	↑	27				1					
2	-	34				2	1	01				2					
3	e	12				3	acc+	60				3					
4	↑	27				4	f	15				4					
5	x←	67				5	FMT	42				5					
6	-	34				6	x	36				6					
7	f	15				7	1	01				7					
8	acc+	60				8	↑	27				8					
9	x←	67				9	x←	67				9					
a	-	34				a	-	34				a					
b	d	17				b	d	17				b					
c	+	33				c	+	33				c					
d	y→	40				d	y→	40				d					
1	d	17				4	-	34				0					
1	e	12				1	d	17				1					
2	FMT	42				2	Gto	44				2					
3	↑	27				3	2	02				3					
4	f	15				4	6	06				4					
5	f	15				5	FMT	42				5					
6	FMT	42				6	END	46				6					
7	y→	40				7						7					
8	e	12				8						8					
9	↑	27				9						9					
a	d	17				a						a					
b	x←y	50				b						b					
c	2	02				c						c					
d	6	06				d						d					
2	1	01				0						Storage					
1	↑	27				1						f					
2	acc+	60				2						e					
3	Gto	44				3						d					
4	1	01				4						c					
5	1	01				5						b					
6	x←	67				6						a					
7	-	34				7						9					
8	d	17				8						8					
9	↑	27				9						7					
a	9	11				a						6					
b	x←y	50				b						5					
c	4	04				c						4					
d	5	05				d						3					
												2					
												1					
												0					

1542

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Title P95-Detection Of The Lowest Degree In Polynomial Function.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	9	11				30	X \leftrightarrow Y	30				60	C	16			
01	5	05				01	FMT	42				01	X \leftrightarrow Y	50			
02	FMT	42				02	Y \rightarrow	40				02	7	07			
03	GoTo	44				03	RCL	61				03	6	06			
04	Clear	20				04	+	33				04	X \rightarrow	23			
05	X \leftarrow	67				05	d	17				05	d	17			
06	-	34				06	X \leftrightarrow Y	50				06	1	01			
07	7	07				07	4	04				07	0	00			
08	↑	27				08	1	01				08	↑	27			
09	9	11				09	0	00				09	X \leftarrow	67			
0a	+	33				0a	↑	27				0a	-	34			
0b	Y \rightarrow	40				0b	1	01				0b	7	07			
0c	d	17				0c	GoTo	44				0c	+	33			
0d	1	01				0d	2	02				0d	Y \rightarrow	40			
10	0	00				10	8	10				70	-	34			
11	+	33				11	1	01				01	7	07			
12	Y \rightarrow	40				12	+	33				02	Clear	20			
13	C	16				13	2	12				03	GoTo	44			
14	2	02				14	-	34				04	1	01			
15	4	04				15	Y \rightarrow	40				05	4	04			
16	2	02				16	b	14				06	FMT	42			
17	FMT	42				17	b	14				07	END	46			
18	↑	27				18	↑	27				08					
19	↑	27				19	d	17				09					
1a	2	02				1a	X \leftrightarrow Y	52				0a					
1b	4	04				1b	5	05				0b					
1c	3	03				1c	C	16				0c					
1d	FMT	42				1d	0	00				0d					
20	↑	56				50	↑	27				Storage					
21	X \leftrightarrow Y	53				01	b	14				F					
22	2	02				02	FMT	42				B					
23	5	05				03	X	36				d					
24	X \leftrightarrow Y	30				04	↑	27				c					
25	X \leftarrow	67				05	1	01				b					
26	-	34				06	+	33				a					
27	7	07				07	Y \rightarrow	40				9					
28	acc+	60				08	b	14				8					
29	RCL	61				09	GoTo	44				7					
2a	+	33				0a	4	04				6					
2b	X \leftrightarrow Y	30				0b	7	07				5					
2c	FMT	42				0c	d	17				4					
2d	↑	27				0d	↑	27				3					
												2					
												1					
												0					

Title P14-Series Connected Parallel R-L-C.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	0	8	LO			30	1	01				0					
1	1	FMT	42			1	9	11				1					
2	2	GoTo	44			2	5	05				2					
3	3	Clear	20			3	FMT	42				3					
4	4	2	02			4	y→	40				4					
5	5	4	04			5	a	13				5					
6	6	6	06			6	X	36				6					
7	7	FMT	42			7	1	01				7					
8	8	π	56			8	9	11				8					
9	9	↑	27			9	9	11				9					
10	10	acc+	60			10	FMT	42				10					
11	11	1	01			11	y→	40				11					
12	12	↑	27			12	FMT	42				12					
13	13	3	03			13	END	46				13					
14	14	00-	63			14						14					
15	15	RCL	61			15						15					
16	16	FMT	42			16						16					
17	17	π	56			17						17					
18	18	X↔y	30			18						18					
19	19	FMT	42			19						19					
20	20	π	56			20						20					
21	21	y→	40			21						21					
22	22	a	13			22						22					
23	23	X	36			23						23					
24	24	↑	27			24						24					
25	25	1	01			25						25					
26	26	9	11			26						26					
27	27	4	04			27						27					
28	28	FMT	42			28						28					
29	29	y→	40			29						29					
30	30	1	01			30						30					
31	31	acc+	60			31						31					
32	32	RCL	61			32						32					
33	33	FMT	42			33						33					
34	34	π	56			34						34					
35	35	↑	27			35						35					

Storage

F	
E	
D	
C	
B	
A	
9	
8	
7	
6	
5	
4	
3	
2	
1	
0	

Title P15-Series Connected Series R-L-C.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	8	10				30	acc-	63				0					
1	FMT	42				1	RCL	61				1					
2	GoTo	44				2	FMT	42				2					
3	Clear	20				3	π	56				3					
4	1	01				4	↑	27				4					
5	9	11				5	a	13				5					
6	7	07				6	X	36				6					
7	FMT	42				7	1	01				7					
8	Y→	40				8	9	11				8					
9	2	02				9	6	06				9					
a	4	04				a	FMT	42				a					
b	6	06				b	Y→	40				b					
c	FMT	42				c	FMT	42				c					
d	π	56				d	END	46				d					
10	↑	27				0						0					
1	acc+	60				1						1					
2	3	03				2						2					
3	↑	27				3						3					
4	1	01				4						4					
5	acc-	63				5						5					
6	RCL	61				6						6					
7	FMT	42				7						7					
8	π	56				8						8					
9	X↔Y	30				9						9					
a	FMT	42				a						a					
b	π	56				b						b					
c	X→	23				c						c					
d	a	13				d						d					
20	X	36				0						Storage					
1	↑	27				1						F					
2	1	01				2						E					
3	9	11				3						D					
4	8	10				4						C					
5	FMT	42				5						b					
6	Y→	40				6						a					
7	↑	27				7						9					
8	1	01				8						8					
9	9	11				9						7					
a	5	05				a						6					
b	FMT	42				b						5					
c	Y→	40				c						4					
d	↑	01				d						3					
												2					
												1					
												0					

Title P24-Shunt Connected Parallel R-L-C.

HEWLETT-PACKARD																	
Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	8	10				3	1	01				0					
1	FMT	42				1	9	11				1					
2	GoTo	44				2	8	10				2					
3	Clear	20				3	FMT	42				3					
4	2	02				4	y→	40				4					
5	4	04				5	a	13				5					
6	6	06				6	X	36				6					
7	FMT	42				7	1	01				7					
8	π	56				8	9	11				8					
9	↑	27				9	6	06				9					
a	acc+	60				a	FMT	42				a					
b	1	01				b	y→	40				b					
c	↑	27				c	FMT	42				c					
d	3	03				d	END	46				d					
10	acc-	63				0						0					
1	REL	61				1						1					
2	FMT	42				2						2					
3	π	56				3						3					
4	Xy	30				4						4					
5	FMT	42				5						5					
6	π	56				6						6					
7	y→	40				7						7					
8	a	13				8						8					
9	X	36				9						9					
a	↑	27				a						a					
b	1	01				b						b					
c	9	11				c						c					
d	7	07				d						d					
20	FMT	42				0							Storage				
1	y→	40				1						1					
2	↑	25				2						2					
3	1	01				3						3					
4	9	11				4						4					
5	5	05				5						5					
6	FMT	42				6						6					
7	y→	40				7						7					
8	1	01				8						8					
9	acc+	60				9						9					
a	REL	61				a						a					
b	FMT	42				b						b					
c	π	56				c						c					
d	↑	27				d						d					
HEWLETT-PACKARD																	

Title P25-Shunt Connected Series R-L-C.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	0	8	10			30	acc-	63				0					
1	1	FMT	42			1	RCL	61				1					
2	2	GoTo	44			2	FMT	42				2					
3	3	Clear	20			3	π	56				3					
4	4	1	01			4	\uparrow	27				4					
5	5	9	11			5	a	13				5					
6	6	4	04			6	X	36				6					
7	7	FMT	42			7	1	01				7					
8	8	4 \rightarrow	40			8	9	11				8					
9	9	2	02			9	9	11				9					
a	a	4	04			a	FMT	42				a					
b	b	6	06			b	4 \rightarrow	40				b					
c	c	FMT	42			c	FMT	42				c					
d	d	π	56			d	END	46				d					
10	10	\uparrow	27			0						0					
1	1	acc+	60			1						1					
2	2	3	03			2						2					
3	3	\uparrow	27			3						3					
4	4	1	01			4						4					
5	5	acc-	63			5						5					
6	6	RCL	61			6						6					
7	7	FMT	42			7						7					
8	8	π	56			8						8					
9	9	X \rightarrow	30			9						9					
a	a	FMT	42			a						a					
b	b	π	56			b						b					
c	c	X \rightarrow	23			c						c					
d	d	a	13			d						d					
2	0	X	36			0						Storage					
1	1	\uparrow	27			1						1					
2	2	1	01			2						2					
3	3	9	11			3						3					
4	4	5	05			4						4					
5	5	FMT	42			5						5					
6	6	4 \rightarrow	40			6						6					
7	7	\downarrow	25			7						7					
8	8	1	01			8						8					
9	9	9	11			9						9					
a	a	8	10			a						a					
b	b	FMT	42			b						b					
c	c	4 \rightarrow	40			c						c					
d	d	1	01			d						d					

Title P5-System Function Specification Program.

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	Chn	20				3	y→	40				6	+	33			
1	3	03				1	2	02				1	↓	25			
2	↑	27				2	↑	27				2	FMT	42			
3	STOP	41				3	4	04				3	GoTo	44			
4	↑	27				4	↑	27				4	1	01			
5	2	02				5	STOP	41				5	9	11			
6	4	04				6	↑	27				6	0	00			
7	0	00				7	1	01				7	x→	23			
8	FMT	42				8	0	00				8	-	34			
9	y→	40				9	9	11				9	2	12			
a	Chn	20				a	FMT	42				a	x→	23			
b	4	04				b	y→	40				b	-	34			
c	↑	27				c	↓	25				c	7	07			
d	STOP	41				d	1	01				d	CONT	47			
10	↑	27				40	0	00				70	CONT	47			
1	1	01				1	8	10				1	9	11			
2	0	00				2	FMT	42				2	4	04			
3	5	05				3	y→	40				3	FMT	42			
4	FMT	42				4	Chn	20				4	GoTo	44			
5	y→	40				5	5	05				5	9	11			
6	1	01				6	↑	27				6	2	02			
7	.	21				7	STOP	41				7	FMT	42			
8	5	05				8	↑	27				8	GoTo	44			
9	x/y	53				9	2	02				9	2	02			
a	4	04				a	↑	04				a	4	04			
b	4	04				b	7	07				b	0	00			
c	1	01				c	FMT	42				c	FMT	42			
d	↑	27				d	y→	40				d	π	56			
20	4	04				50	↓	25				Storage					
1	↑	27				1	2	02				F					
2	STOP	41				2	4	04				E					
3	↑	27				3	5	05				d					
4	1	01				4	FMT	42				c					
5	0	00				5	y→	40				b					
6	7	07				6	8	10				a					
7	FMT	42				7	0	00				9					
8	y→	40				8	↑	27				8					
9	↓	25				9	2	02				7					
a	1	01				a	4	04				6					
b	0	00				b	0	00				5					
c	6	06				c	FMT	42				4					
d	FMT	42				d	π	56				3					
												2					
												1					
												0					

Title P5-Continue.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
80	↑	27				10						0					
1	2	02				1						1					
2	4	04				2						2					
3	4	04				3						3					
4	FMT	42				4						4					
5	Y→	40				5						5					
6	2	02				6						6					
7	0	00				7						7					
8	0	00				8						8					
9	X→	23				9						9					
a	-	34				a						a					
b	2	12				b						b					
c	9	11				c						c					
d	2	02				d						d					
90	FMT	42				0						0					
1	GoTo	44				1						1					
2	2	02				2						2					
3	4	04				3						3					
4	0	00				4						4					
5	FMT	42				5						5					
6	π	56				6						6					
7	↑	27				7						7					
8	2	02				8						8					
9	4	04				9						9					
a	3	03				a						a					
b	FMT	42				b						b					
c	Y→	40				c						c					
d	END	46				d						d					
0						0						Storage					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					

Title P81-Input Impedance Function, Z_{in}

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	1	01				30	FMT	42				60	1	01			
01	1	01				31	Goto	44				61	5	05			
02	0	00				32	2	02				62	0	00			
03	X→	23				33	3	03				63	X→	23			
04	-	34				34	0	00				64	-	34			
05	2	02				35	X→	23				65	2	02			
06	2	02				36	-	34				66	2	02			
07	1	01				37	2	02				67	2	02			
08	0	00				38	1	01				68	0	00			
09	X→	23				39	9	11				69	X→	23			
10	-	34				40	0	00				70	-	34			
11	d	17				41	X→	23				71	d	17			
12	9	11				42	-	34				72	9	11			
13	1	01				43	d	17				73	1	01			
14	FMT	42				44	9	11				74	FMT	42			
15	Goto	44				45	1	01				75	Goto	44			
16	1	01				46	FMT	42				76	9	11			
17	6	04				47	Goto	44				77	0	00			
18	0	00				48	1	01				78	FMT	42			
19	X→	23				49	2	02				79	Goto	44			
20	-	34				50	0	00				80	2	02			
21	2	02				51	X→	23				81	3	03			
22	2	02				52	-	34				82	0	00			
23	2	02				53	2	02				83	X→	23			
24	0	00				54	2	02				Storage					
25	X→	23				55	1	01				F					
26	-	34				56	0	00				E					
27	f	15				57	X→	23				d					
28	9	11				58	-	34				c					
29	X→	23				59	f	15				b					
30	-	34				60	9	11				a					
31	d	17				61	X→	23				9					
32	9	11				62	-	34				8					
33	1	01				63	d	17				7					
34	FMT	42				64	9	11				6					
35	Goto	44				65	1	01				5					
36	9	11				66	FMT	42				4					
37	0	00				67	Goto	44				3					
38						68						2					
39						69						1					
40						70						0					

Title P81-Continue.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	-	34				10						0					
1	2	12				1						1					
2	2	02				2						2					
3	0	00				3						3					
4	0	00				4						4					
5	x→	23				5						5					
6	-	34				6						6					
7	t	15				7						7					
8	9	11				8						8					
9	x→	23				9						9					
a	-	84				a						a					
b	d	17				b						b					
c	9	11				c						c					
d	1	01				d						d					
90	FTT	42				0						0					
1	Gto	44				1						1					
2	FTT	42				2						2					
3	END	46				3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						a						a					
b						b						b					
c						c						c					
d						d						d					
0						0						Storage					
1						1						a					
2						2						b					
3						3						c					
4						4						d					
5						5						a					
6						6						9					
7						7						8					
8						8						7					
9						9						6					
a						a						5					
b						b						4					
c						c						3					
d						d						2					
												1					
												0					

Title P82-Output Impedance Function, Z_{out} .

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	1	01			*	310	FMT	42				60	1	01			
1	1	01				1	GoTo	44				11	5	05			
2	0	00				2	2	02				2	0	00			
3	X→	23				3	3	03				3	X→	23			
4	-	34				4	0	00				4	-	34			
5	e	12				5	X→	23				5	e	12			
6	2	02				6	-	34				6	2	02			
7	1	01				7	e	12				7	2	02			
8	0	00				8	2	02				8	0	00			
9	X→	23				9	0	00				9	X→	23			
a	-	34				a	0	00				a	-	34			
b	f	15				b	X→	23				b	f	15			
c	9	11				c	-	34				c	9	11			
d	X→	23				d	f	15				d	X→	23			
10	-	34				40	9	11				70	-	34			
11	d	17				1	X→	23				1	d	17			
12	9	11				2	-	34				2	9	11			
13	1	01				3	d	17				3	1	01			
14	FMT	42				4	9	11				4	FMT	42			
15	GoTo	44				5	1	01				5	GoTo	44			
16	1	01				6	FMT	42				6	9	11			
17	6	06				7	GoTo	44				7	0	00			
18	0	00				8	1	01				8	FMT	42			
19	X→	23				9	2	02				9	GoTo	44			
a	-	34				a	0	00				a	2	02			
b	e	12				b	X→	23				b	3	03			
c	2	02				c	-	34				c	0	00			
d	0	00				d	e	12				d	X→	23			
20	0	00				50	2	02				Storage					
21	X→	23				1	1	01				a					
22	-	34				2	0	00				b					
23	f	15				3	X→	23				c					
24	9	11				4	-	34				d					
25	X→	23				5	f	15				e					
26	-	34				6	9	11				9					
27	d	17				7	X→	23				8					
28	9	11				8	-	34				7					
29	1	01				9	d	17				6					
a	FMT	42				a	9	11				5					
b	GoTo	44				b	1	01				4					
c	9	11				c	FMT	42				3					

Title P82-Continue.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	—	34				10						0					
1	2	42				11						1					
2	1	01				12						2					
3	9	11				13						3					
4	0	00				14						4					
5	x→	23				15						5					
6	—	34				16						6					
7	+	15				17						7					
8	9	11				18						8					
9	x→	23				19						9					
a	—	34				2a						a					
b	d	47				2b						b					
c	9	11				2c						c					
d	1	01				2d						d					
90	FMT	42				0						0					
1	6.0	44				1						1					
2	FMT	42				2						2					
3	END	46				3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						2a						a					
b						2b						b					
c						2c						c					
d						2d						d					
0						0						Storage					
1						1						1					
2						2						2					
3						3						3					
4						4						4					
5						5						5					
6						6						6					
7						7						7					
8						8						8					
9						9						9					
a						2a						2a					
b						2b						2b					
c						2c						2c					
d						2d						2d					
0						0						0					

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	P83 Key	S	Display			Step	P84 Key	S	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	0	1	01			0	0	1	01			0					
1	1	1	01			1	5	05				1					
2	0	0	00			2	0	00				2					
3	X→		23			3	X→	23				3					
4	-		34			4	-	34				4					
5	e		12			5	e	12				5					
6	2		02			6	2	02				6					
7	0		00			7	0	00				7					
8	0		00			8	0	00				8					
9	X→		23			9	X→	23				9					
a	-		34			a	-	34				a					
b	f		15			b	f	15				b					
c	9		11			c	9	11				c					
d	X→		23			d	X→	23				d					
10	-		34			10	-	34				10					
1	d		17			1	d	17				1					
2	9		11			2	9	11				2					
3	1		01			3	1	01				3					
4	FMT		42			4	FMT	42				4					
5	GoTo		44			5	GoTo	44				5					
6	1		01			6	1	01				6					
7	2		02			7	6	06				7					
8	0		00			8	0	00				8					
9	X→		23			9	X→	23				9					
a	-		34			a	-	34				a					
b	e		12			b	e	12				b					
c	1		01			c	1	01				c					
d	9		11			d	9	11				d					
20	0		00			20	0	00				Storage					
1	X→		23			1	X→	23				f					
2	-		34			2	-	34				e					
3	f		15			3	f	15				d					
4	9		11			4	9	11				c					
5	X→		23			5	X→	23				b					
6	-		34			6	-	34				a					
7	d		17			7	d	17				0					
8	9		11			8	9	11				8					
9	1		01			9	1	01				7					
a	FMT		42			a	FMT	42				6					
b	GoTo		44			b	GoTo	44				5					
c	FMT		42			c	FMT	42				4					
d	End		44			d	End	44				3					
												2					
												1					
												0					

Title P2-Response Time Function Computation Initialization.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	S C	Display			Step	Key	S C	Display			Step	Key	S C	Display		
			x	y	z				x	y	z				x	y	z
00	Clear	20				30	5	05				60	2	02			
1	2	02				1	FHT	42				1	1	01			
2	4	04				2	π	56				2	0	00			
3	6	06				3	1	27				3	↑	27			
4	FHT	42				4	2	02				4	2	02			
5	4→	40				5	4	04				5	2	02			
6	2	02				6	6	06				6	9	11			
7	2	02				7	FHT	42				7	act	60			
8	9	11				8	π	56				8	0	00			
9	↑	27				9	π	50				9	↑	27			
a	2	02				a	4	04				a	e	12			
b	1	01				b	b	14				b	↑	27			
c	0	00				c	1	01				c	FHT	42			
d	act	60				d	↑	27				d	π	56			
10	0	00				40	2	02				70	PRNT	45			
1	↑	27				1	4	04				1	RCL	61			
2	f	15				2	6	06				2	π	50			
3	FHT	42				3	FHT	42				3	7	07			
4	4→	40				4	↑	33				4	b	14			
5	RCL	60				5	8	10				5	1	01			
6	π	50				6	FHT	42				6	↑	27			
7	2	02				7	GoTo	44				7	0	00			
8	1	01				8	GoTo	44				8	GoTo	44			
9	0	00				9	2	02				9	6	06			
a	↑	27				a	1	01				a	7	07			
b	1	01				b	0	00				b	END	46			
c	GoTo	44				c	↑	27				c					
d	0	00				d	2	02				d					
20	d	17				50	4	04				Storage					
1	1	01				1	6	06				f					
2	0	00				2	FHT	42				e					
3	FHT	42				3	π	56				d					
4	GoTo	44				4	↑	27				c					
5	3	03				5	2	02				b					
6	FHT	42				6	4	04				a					
7	GoTo	44				7	7	07				9					
8	1	01				8	FHT	42				8					
9	1	01				9	π	56				7					
a	FHT	42				a	X	36				6					
b	GoTo	44				b	0	00				5					
c	2	02				c	PRNT	45				4					
d	4	04				d	Clear	20				3					
												2					
												1					
												0					

Title P3-Final Calculation Of Response Time Function, $r(t)$.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	S	Display			Step	Key	S	Display			Step	Key	S	Display		
			x	y	z				x	y	z				x	y	z
00	2	02				30	GoTo	44				60	π	56			
1	↑	04				1	2	02				1	↑	27			
2	4	04				2	3	03				2	2	02			
3	FMT	42				3	4	04				3	3	03			
4	π	56				4	FMT	42				4	0	00			
5	↑	27				5	π	56				5	FMT	42			
6	2	02				6	↑	27				6	-	34			
7	4	04				7	2	02				7	2	02			
8	2	02				8	3	03				8	3	03			
9	FMT	42				9	0	00				9	0	00			
a	4→	40				a	FMT	42				a	FMT	42			
b	1	01				b	+	33				b	π	56			
c	9	11				c	2	02				c	↑	27			
d	0	00				d	4	04				d	2	02			
10	↑	27				40	3	03				70	3	03			
1	2	02				1	FMT	42				1	6	06			
2	3	03				2	π	56				2	FMT	42			
3	1	01				3	↑	27				3	π	56			
4	FMT	42				4	2	02				4	÷	35			
5	4→	40				5	4	04				5	2	02			
6	4	04				6	2	02				6	2	02			
7	FMT	42				7	FMT	42				7	9	11			
8	GoTo	44				8	4→	40				8	FMT	42			
9	2	02				9	2	02				9	4→	40			
a	3	03				a	0	00				a	FMT	42			
b	6	06				b	0	00				b	END	46			
c	FMT	42				c	↑	27				c					
d	π	56				d	2	02				d					
20	↑	27				60	3	03				Storage					
1	2	02				1	1	01				f					
2	1	01				2	FMT	42				e					
3	9	11				3	4→	40				d					
4	FMT	42				4	4	04				c					
5	π	56				5	FMT	42				b					
6	X	36				6	GoTo	44				a					
7	2	02				7	7	07				9					
8	3	03				8	FMT	42				8					
9	0	00				9	GoTo	44				7					
a	FMT	42				a	2	02				6					
b	4→	40				b	3	03				5					
c	7	07				c	4	04				4					
d	FMT	42				d	FMT	42				3					
												2					
												1					
												0					

Title P4-Calculation of Z For Use In P3.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	Clear	20				30	0	00				0					
1	f	15				1	1	01				1					
2	↑	27				2	2	02				2					
3	2	02				3	↑	27				3					
4	3	03				4	2	02				4					
5	1	01				5	3	03				5					
6	FMT	42				6	6	06				6					
7	π	56				7	FMT	42				7					
8	+	33				8	4→	40				8					
9	↓	25				9	FMT	42				9					
a	FMT	42				a	END	46				a					
b	π	56				b						b					
c	↑	27				c						c					
d	2	02				d						d					
10	4	04				0						0					
1	7	07				1						1					
2	FMT	42				2						2					
3	π	56				3						3					
4	lnX	65				4						4					
5	↑	27				5						5					
6	f	15				6						6					
7	X	36				7						7					
8	↓	25				8						8					
9	e ^x	74				9						9					
a	÷	35				a						a					
b	0	00				b						b					
c	acc+	60				c						c					
d	2	02				d						d					
20	4	04				0						Storage					
1	2	02				1						F					
2	FMT	42				2						E					
3	π	56				3						d					
4	↑	27				4						c					
5	f	15				5						b					
6	x ₁	50				6						a					
7	3	03				7						9					
8	2	02				8						8					
9	0	00				9						7					
a	X ₁	30				a						6					
b	1	01				b						5					
c	acc+	60				c						4					
d	G.T.	44				d						3					
												2					
												1					
												0					

Title P5-Calculation of $\frac{1}{2}(K-X-Y)$ For Use In P3.


HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	1	01				30	π	56				60	\uparrow	27			
1	\uparrow	27				1	\uparrow	27				1	2	02			
2	2	02				2	2	02				2	3	03			
3	4	04				3	4	04				3	2	02			
4	0	00				4	0	00				4	FMT	42			
5	FMT	42				5	FMT	42				5	π	56			
6	\downarrow	40				6	π	56				6	\div	35			
7	Clear	20				7	-	34				7	2	02			
8	2	02				8	2	02				8	4	04			
9	3	03				9	3	03				9	0	00			
a	3	03				a	9	11				a	FMT	42			
b	FMT	42				b	FMT	42				b	π	56			
c	\downarrow	40				c	\downarrow	40				c	\uparrow	27			
d	2	02				d	6	06				d	2	02			
10	4	04				40	FMT	42				70	\div	35			
1	0	00				1	GoTo	44				1	\downarrow	25			
2	FMT	42				2	2	02				2	INTX	64			
3	π	56				3	3	03				3	\uparrow	27			
4	\uparrow	27				4	9	11				4	2	02			
5	2	02				5	FMT	42				5	X	36			
6	3	03				6	π	56				6	2	02			
7	9	11				7	\uparrow	27				7	4	04			
8	FMT	42				8	2	02				8	0	00			
9	\downarrow	40				9	3	03				9	FMT	42			
a	6	06				a	2	02				a	π	56			
b	FMT	42				b	FMT	42				b	X	36			
c	GoTo	44				c	X	36				c	8	10			
d	2	02				d	2	02				d	9	11			
20	3	03				50	3	03				Storage					
1	9	11				1	1	01				F					
2	FMT	42				2	FMT	42				E					
3	π	56				3	π	56				d					
4	\uparrow	27				4	\uparrow	27				c					
5	2	02				5	2	02				b					
6	3	03				6	4	04				a					
7	2	02				7	0	00				9					
8	FMT	42				8	FMT	42				8					
9	\downarrow	40				9	π	56				7					
a	2	02				a	-	34				6					
b	4	04				b	\downarrow	25				5					
c	4	04				c	FMT	42				4					
d	FMT	42				d	π	56				3					
												2					
												1					
												0					

 HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

© HEWLETT-PACKARD

Step	Key	S	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
8	0	1	25			0						0					
	1	2	02			1						1					
	2	3	03			2						2					
	3	3	03			3						3					
	4	FMT	42			4						4					
	5	-	34			5						5					
	6	G.T.	44			6						6					
	7	9	11			7						7					
	8	1	01			8						8					
	9	↓	25			9						9					
	a	2	02			a						a					
	b	3	03			b						b					
	c	3	03			c						c					
d	FMT	42			d						d						
9	0	+	33			0						0					
	1	2	02			1						1					
	2	4	04			2						2					
	3	1	01			3						3					
	4	FMT	42			4						4					
	5	T	56			5						5					
	6	↑	27			6						6					
	7	2	02			7						7					
	8	4	04			8						8					
	9	0	00			9						9					
	a	FMT	42			a						a					
	b	T	56			b						b					
	c	X.Y.	50			c						c					
d	A.	13			d						d						
10	0	↓	14			0											
	1	1	01			1						1					
	2	↑	27			2						2					
	3	2	02			3						3					
	4	4	04			4						4					
	5	0	00			5						5					
	6	FMT	42			6						6					
	7	+	33			7						7					
	8	G.T.	44			8						8					
	9	0	00			9						9					
	a	↓	17			a						a					
	b	FMT	42			b						b					
	c	END	46			c						c					
d					d						d						

Title P6-Sub-routine To Evaluate Factorial X, X!

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	Clear	20				30	9	11				0					
1	2	02				1	FMT	42				1					
2	3	03				2	4→	40				2					
3	9	11				3	FMT	42				3					
4	FMT	42				4	END	46				4					
5	π	56				5						5					
6	x↔y	50				6						6					
7	2	02				7						7					
8	a	13				8						8					
9	x→	23				9						9					
a	d	17				a						a					
b	1	01				b						b					
c	x↔y	30				c						c					
d	acc+	60				d						d					
1	e	12				0						0					
1	lnx	65				1						1					
2	↑	27				2						2					
3	0	00				3						3					
4	x↔y	30				4						4					
5	acc+	60				5						5					
6	d	17				6						6					
7	↑	27				7						7					
8	a	12				8						8					
9	x↔y	50				9						9					
a	2	02				a						a					
b	4	04				b						b					
c	1	01				c						c					
d	↑	27				d						d					
2	0	00				0							Storage				
1	GoTo	44				1						1					
2	0	00				2						2					
3	d	17				3						3					
4	RCL	61				4						4					
5	e ^x	74				5						5					
6	↑	27				6						6					
7	GoTo	44				7						7					
8	2	02				8						8					
9	C	16				9						9					
a	1	01				a						a					
b	↑	27				b						b					
c	2	02				c						c					
d	3	03				d						d					

HEWLETT-PACKARD

 HEWLETT-PACKARD HEWLETT-PACKARD

THE HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
80	4	04				10						20					
1	1	01				11						21					
2	FTT	42				12						22					
3	T	56				13						23					
4	Key	50				14						24					
5	9	11				15						25					
6	3	03				16						26					
7	1	01				17						27					
8	X-2	30				18						28					
9	2	02				19						29					
a	4	04				2a						3a					
b	1	01				2b						3b					
c	FTT	42				2c						3c					
d	+	38				2d						3d					
90	G.Tb	44				30						40					
1	1	01				31						41					
2	7	07				32						42					
3	FTT	42				33						43					
4	END	46				34						44					
5						35						45					
6						36						46					
7						37						47					
8						38						48					
9						39						49					
a						4a						5a					
b						4b						5b					
c						4c						5c					
d						4d						5d					
0						50						60					
1						51						61					
2						52						62					
3						53						63					
4						54						64					
5						55						65					
6						56						66					
7						57						67					
8						58						68					
9						59						69					
a						6a						7a					
b						6b						7b					
c						6c						7c					
d						6d						7d					
0						70						80					
1						71						81					
2						72						82					
3						73						83					
4						74						84					
5						75						85					
6						76						86					
7						77						87					
8						78						88					
9						79						89					
a						8a						9a					
b						8b						9b					
c						8c						9c					
d						8d						9d					
0						90						0					
1						91						1					
2						92						2					
3						93						3					
4						94						4					
5						95						5					
6						96						6					
7						97						7					
8						98						8					
9						99						9					
a												a					
b												b					
c												c					
d												d					

Title P8-Time Shift Program: $e(K-1)T = e(KT)$, and $r(K-1)T = r(KT)$. ¹⁷⁶

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	Clear	20				30	↑	27				0					
1	2	02				1	GoTo	44				1					
2	1	01				2	0	00				2					
3	1	01				3	8	10				3					
4	↑	27				4	FMT	42				4					
5	2	02				5	END	46				5					
6	1	01				6						6					
7	0	00				7						7					
8	acct	60				8						8					
9	2	12				9						9					
a	FMT	42				a						a					
b	π	56				b						b					
c	↑	27				c						c					
d	f	15				d						d					
10	FMT	42				0						0					
1	4→	40				1						1					
2	2	12				2						2					
3	↑	27				3						3					
4	↓	01				4						4					
5	0	00				5						5					
6	+	33				6						6					
7	↓	25				7						7					
8	FMT	42				8						8					
9	π	56				9						9					
a	↑	27				a						a					
b	f	15				b						b					
c	↑	27				c						c					
d	↓	01				d						d					
20	0	00				0						Storage					
1	+	33				1						F					
2	↓	25				2						E					
3	FMT	42				3						d					
4	4→	40				4						c					
5	2	02				5						b					
6	1	01				6						a					
7	9	11				7						9					
8	↑	27				8						8					
9	2	12				9						7					
a	4→	50				a						6					
b	3	03				b						5					
c	↑	04				c						4					
d	↓	01				d						3					
												2					
												1					
												0					

THE P10-Sample Excitation Function, $U(KT) = 1$ For $K \geq 0$.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
0	2	02				0						0					
1	4	04				1						1					
2	6	06				2						2					
3	FTT	42				3						3					
4	TT	56				4						4					
5	↑	27				5						5					
6	2	02				6						6					
7	4	04				7						7					
8	7	07				8						8					
9	FTT	42				9						9					
a	TT	56				a						a					
b	X	36				b						b					
c	1	01				c						c					
d	Exp	26				d						d					
0	Opn Squ	32				0						0					
1	5	05				1						1					
2	0	00				2						2					
3	xy	53				3						3					
4	2	02				4						4					
5	2	02				5						5					
6	1	01				6						6					
7	1	27				7						7					
8	2	02				8						8					
9	1	01				9						9					
a	9	11				a						a					
b	FTT	42				b						b					
c	4→	40				c						c					
d	Gto	44				d						d					
0	2	02				0						0					
1	9	11				1						1					
2	0	00				2						2					
3	↑	27				3						3					
4	2	02				4						4					
5	1	01				5						5					
6	9	11				6						6					
7	FTT	42				7						7					
8	4→	40				8						8					
9	FTT	42				9						9					
a	END	46				a						a					
b						b						b					
c						c						c					
d						d						d					

Storage

7
6
5
4
3
2
1
0

Title P11-Output Sub-routine For The Plot of Response VS Time.

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Step	Key	Code	Display			Step	Key	Code	Display			Step	Key	Code	Display		
			x	y	z				x	y	z				x	y	z
00	2	02				30	π	56				0					
1	2	02				1	-	34				1					
2	9	41				2	1	01				2					
3	FM	42				3	0	00				3					
4	π	56				4	7	07				4					
5	↑	27				5	FM	42				5					
6	1	01				6	π	56				6					
7	0	00				7	÷	35				7					
8	8	10				8	5	05				8					
9	FM	42				9	0	00				9					
a	π	56				a	0	00				a					
b	X→	27				b	X	36				b					
c	a	13				c	↓	25				c					
d	-	34				d	FM	42				d					
10	1	01				40	↓	25				0					
1	0	00				1	FM	42				1					
2	9	11				2	↑	27				2					
3	FM	42				3	↑	27				3					
4	π	56				4	2	02				4					
5	X→	23				5	1	01				5					
6	b	14				6	9	11				6					
7	÷	35				7	FM	42				7					
8	5	05				8	π	56				8					
9	0	00				9	↑	27				9					
a	0	00				a	a	13				a					
b	X	36				b	-	34				b					
c	2	02				c	b	14				c					
d	4	04				d	÷	35				d					
20	6	06				50	5	05				Storage					
1	FM	42				1	0	00				f					
2	π	56				2	0	00				e					
3	↑	27				3	X	36				d					
4	2	02				4	↓	25				c					
5	4	04				5	X2	30				b					
6	7	07				6	FM	42				a					
7	FM	42				7	↑	25				9					
8	π	56				8	FM	42				8					
9	X	36				9	↑	27				7					
a	1	01				a	FM	42				6					
b	0	00				b	END	46				5					
c	6	06				c						4					
d	FM	42				d						3					
												2					
												1					
												0					

APPENDIX III**OPERATION PROCEDURES FOR THE S-PARAMETERS
INPUT OPTION**

Special sub-programs are devised to accept the scattering parameters of a circuit block as valid input data, but still maintain swept frequency analysis capability.

The swept frequency analysis capability is based on the generation of the S-parameters at any frequency f_1 by interpolation of two sets of S-parameters at two given frequencies. An "S - A" sub-routine converts the S-parameters into the regular chain matrix for use in the regular analysis procedures by the circuit analysis program (Frequency domain) P1.

Outlined below are the operation procedures of this input option.

The operation begins by entering the circuit block information codes corresponding to the S-parameters entry option:

P = 3 (code for cascaded circuit block)
Q = 3 (S-parameter input option code when P = 3)

Input data of the S-parameters are accepted via sub-program P7 which takes 2 sets of S-parameters at 2 given frequencies.

Sub-programs P92 - P94 are responsible for the

conversion of S-parameters to chain matrix, while P95 provides interpolation computation. The overall operation is initiated by P33 which ensures the loading of the resulting chain matrix into matrix B.

Following are the operation sequence of this option:

. Program loading:

Load P7, 33, 92, 93, 94, 95 in the manner shown in section 3.2 for typical circuit blocks.

. Program execution:

The following data is entered in the Input data sub-program (P0) to describe circuit block #1 is defined by S-parameters.

Step	User action	Display		
		X	Y	Z
1	Enter: 3 into X- and Y- registers.	1	1	1
2	Press: CONTINUE.	3	3	1
3	Enter: f_a into X-register.	f_a	33	1
4	Press: CONTINUE.	2	33	1
5	Enter: f_b into X-register.	f_b	33	1
6	Press: CONTINUE.	3	33	1
7	Enter: Characteristic impedance of system, Z_o , into X-register.	Z_o		
8	Press: CONTINUE. Proceed with the entry of other circuit block.	1+1	1+1	1+1

At the conclusion of P0 when display

X	Y	Z
1	6	6

is seen, enter 7 into X-register, and press CONTINUE.

Step	User action	Display		
		X	Y	Z
1	Enter: S_{11} of circuit block at frequency f_a . Magnitude into X-register, angle in degrees into Y-register.	S_{11}	θ_{11}	1
2	Press: CONTINUE.	2	1	1
3	Enter: S_{12} .	S_{12}	θ_{12}	
4	Press: CONTINUE.	1	2	1
5	Enter: S_{21} .	S_{21}	θ_{21}	
6	Press: CONTINUE.	2	2	1
7	Enter: S_{22} .	S_{22}	θ_{22}	
8	Press: CONTINUE.	1	1	2
	(Steps 1 - 7 are repeated for data at f_b)			
9	When see display	1	6	6
10	Enter: 6 into X-register (if alteration is needed, and Step 25 a-f of section 3.3 follows) (If no alteration is needed, go to Step 11)			
11	Press: CONTINUE.			

Circuit analysis program (P1) will be automatically activated for circuit analysis.

APPENDIX IV

A SAMPLE OF THE EXTENDED MEMORY

MAP RECORDING FORM

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

HEWLETT-PACKARD

Title _____ Date _____ Page _____ of _____

Name _____

9101A MEMORY MAP

184

0	50	100	150	200
1	51	101	151	201
2	52	102	152	202
3	53	103	153	203
4	54	104	154	204
5	55	105	155	205
6	56	106	156	206
7	57	107	157	207
8	58	108	158	208
9	59	109	159	209
10	60	110	160	210
11	61	111	161	211
12	62	112	162	212
13	63	113	163	213
14	64	114	164	214
15	65	115	165	215
16	66	116	166	216
17	67	117	167	217
18	68	118	168	218
19	69	119	169	219
20	70	120	170	220
21	71	121	171	221
22	72	122	172	222
23	73	123	173	223
24	74	124	174	224
25	75	125	175	225
26	76	126	176	226
27	77	127	177	227
28	78	128	178	228
29	79	129	179	229
30	80	130	180	230
31	81	131	181	231
32	82	132	182	232
33	83	133	183	233
34	84	134	184	234
35	85	135	185	235
36	86	136	186	236
37	87	137	187	237
38	88	138	188	238
39	89	139	189	239
40	90	140	190	240
41	91	141	191	241
42	92	142	192	242
43	93	143	193	243
44	94	144	194	244
45	95	145	195	245
46	96	146	196	246
47	97	147	197	247
48	98	148	198	
49	99	149	199	

REFERENCES

- (1) Recent computer aided design programs include: MAGIC, SPEEDY, MICRONET, TRAC, and ECAP.
- (2) "CNAP" by Hewlett-Packard.
- (3) Sparse Marrix Technique for solving large sized circuits, developed by Prof. Wang of University of Cincinnati, Ohio, U. S. A.
- (4) "Analysis of linear active and passive networks" by M. N. S. Swamy.
- (5) "Numerical Methods in Engineering" by M. G. Salvadori & M. L. Baron.
- (6) "Interdigital Band-Pass Filters" by G. L. Matthaei, IRE Trans. PGMTT-10 pages 479 to 491 (Nov. 1962)